Search

Technical Discussion Group Forum

This forum is provided for user discussion. While Beacon EmbeddedWorks support staff and engineers participate, Beacon EmbeddedWorks does not guarantee the accuracy of all information within in the Technical Discussion Group (TDG).

The "Articles" forums provide brief Articles written by Beacon EmbeddedWorks engineers that address the most frequently asked technical questions.

To receive email notifications when updates are posted for a Beacon EmbeddedWorks product download, please subscribe to the TDG Forum of interest.

TDG Forum

PrevPrev Go to previous topic
NextNext Go to next topic
Last Post 10 May 2010 01:11 PM by  kevin.nguyen@bakerhughes.com
OMAP-L138 DAC sampling frequency
 0 Replies
Sort:
You are not authorized to post a reply.
Author Messages
kevin.nguyen@bakerhughes.com
New Member
New Member
Posts:


--
10 May 2010 01:11 PM
    I am using the OMAP-L138 EVM development kit and trying to evaluate the DAC/ADC feature of the User interface board. From the TI literature SPRUGJ5B, the sampling clock is fixed at 150/(2+upicr.clkdiv +1). The slowest sampling frequency is 4.69 Mhz. Is there any way that I can lower the clock down to may be a 1Mhz ?

    Thanks,
    Kevin
    You are not authorized to post a reply.