Search

Technical Discussion Group Forum

This forum is provided for user discussion. While Beacon EmbeddedWorks support staff and engineers participate, Beacon EmbeddedWorks does not guarantee the accuracy of all information within in the Technical Discussion Group (TDG).

The "Articles" forums provide brief Articles written by Beacon EmbeddedWorks engineers that address the most frequently asked technical questions.

To receive email notifications when updates are posted for a Beacon EmbeddedWorks product download, please subscribe to the TDG Forum of interest.

TDG Forum

PrevPrev Go to previous topic
NextNext Go to next topic
Last Post 16 Jun 2006 04:35 AM by  burelllil
M5485CFE PSC GPIO problems
 2 Replies
Sort:
You are not authorized to post a reply.
Author Messages
burelllil
New Member
New Member
Posts:


--
08 May 2006 12:14 PM
    Hello,
    we have purchased two ColdFire development boards last winter, and we have developed our custom host/expansion board. Everything runs nicely except for a curious problem we have when trying to use some PSC pins as GPIO. I hope somebody could give me some insight to the problem...

    Details:
    pins affected : PSC0CTS, PSC3RTS, PSC3CTS
    PDDR_PSC3PSC2 : 0x02 (rts3 and cts3 as inputs)
    PDDR_PSC1PSC0 : 0xC4 (cts as input)

    The circuit connected to these GPIO lines of the M5485CFE board is _only_ the drain of a NMOS device (BSS138N), the gate is our external I/O line, source is GND. Nothing else.
    Onboard the CFE, there is an external pull-up 4.7k resistor on all these lines; we are using this for applying polarization to the drain.

    - When we power up the system, we get unreliable/unexpected voltage levels on the GPIO line. Mostly disturbing is the line is at 0V when the gate is low (=>nmos open => line should get voltage from pull-up).

    - Removing the NMOS device reads '1', forcing '0' reads '0' (input current in this case is 0.7mA, which is 3.3V/the pull-up value).

    - Sometimes, when applying vGS>0 (nmos active => v should be 0), the NMOS blows up open, as if we applied too much current. We are applying 12V, VGS for the device is rated at +/-20V.

    - Now the hard part: removing the CFE board from the system and adding a pull-up resistor (instead of the CFE-supplied one, that is obviously missing), the NMOS works great, no blowups, expected results...

    - (FWIW, running the same pins as output is perfectly ok too. Never tested the RTS/CTS functionality, but that doesn't matter to us anyhow.)

    We don't know what could be the problem. Any clue that might help us investigate is appreciated... Thanks!!

    Luca
    kurtl@logicpd.com
    New Member
    New Member
    Posts:


    --
    11 May 2006 08:40 AM
    Hey Luca,
    Double check your PAR_PSCx register to ensure you have the pin configured as GPIO instead of CTS/RTS functionality. You may have already done this, but double check the NMOS chip pinout -- I'm surpised your blowing them off the board.

    -Kurt
    burelllil
    New Member
    New Member
    Posts:


    --
    16 Jun 2006 04:35 AM
    Apologies for coming back to check this late.
    We have still this problem, however it is clearly something with the (batch of?) NMOS devices we have.
    (temporary fix: unsolder them ) However, we will look into this and I'll post more info just FYI.
    Thanks anyways for the help.
    You are not authorized to post a reply.