Search

Technical Discussion Group Forum

This forum is provided for user discussion. While Beacon EmbeddedWorks support staff and engineers participate, Beacon EmbeddedWorks does not guarantee the accuracy of all information within in the Technical Discussion Group (TDG).

The "Articles" forums provide brief Articles written by Beacon EmbeddedWorks engineers that address the most frequently asked technical questions.

To receive email notifications when updates are posted for a Beacon EmbeddedWorks product download, please subscribe to the TDG Forum of interest.

TDG Forum

PrevPrev Go to previous topic
NextNext Go to next topic
Last Post 15 Feb 2008 08:37 AM by  olco
Linux 2.6.19.2
 73 Replies
Sort:
You are not authorized to post a reply.
Page 4 of 4 << < 1234
Author Messages
paulc@logicpd.com
New Member
New Member
Posts:


--
09 Oct 2007 05:07 PM
there are bits in the lcd controller registers to set parameters like sync and data polarity. Perhaps the data polarity is inverted?
richard.laborde@logicpd.com
Basic Member
Basic Member
Posts:247


--
10 Oct 2007 09:18 AM
Arjun,

What is the part number of your SOM? Do you know if it is a Beta, Pilot or Production kit?

Thanks
jonathankaufmann@gmail.com
New Member
New Member
Posts:


--
10 Oct 2007 09:03 PM
Here's the fb_videomode structure for the 12.1 " Sharp LQ121S1DG31 LCD from LogicPD. Works 100% after manually making the changes mentioned earlier in this thread.

[6] = {
/* 800x600 @ 60 Hz */
"Sharp-SVGA",
60, 800, 600, // 60 Hz, 640x480
25000, // 25.000 ns clock period
104, 104, // left & right margin
28, 95, // upper & lower margin
8, 4, // hsync & vsync len
0
//| FB_SYNC_CLK_IDLE_EN
| FB_SYNC_OE_ACT_HIGH
//| FB_SYNC_HOR_HIGH_ACT
,
FB_VMODE_NONINTERLACED,
0,
},
arjun.kv@7lf-tech.com
New Member
New Member
Posts:


--
10 Oct 2007 11:46 PM
Thanks for the details. I just played around with the flags in the driver and now i am able to get proper display. Was an issue with the data polarity.

Thanks
Arjun
phil.ecad@internode.on.net
New Member
New Member
Posts:


--
15 Oct 2007 07:36 PM
Hi all, I've been following this thread with interest.
I have finally got the SD card fully working, at least with a new card.

On the litekit the regulator for SDHC1 is REGU_VMMC2 so in drivers/mmc/mxc_mmc.c I changed the power control section to

#if defined(CONFIG_MXC_MC13783_POWER)
switch (ios->power_mode) {
case MMC_POWER_UP:
if (host->id == 0) {
voltage.vmmc1 = vdd_mapping[ios->vdd];
pmic_power_regulator_set_voltage(REGU_VMMC2, voltage);
pmic_power_regulator_set_lp_mode(REGU_VMMC2,
LOW_POWER_DISABLED);
pmic_power_regulator_on(REGU_VMMC2);
}
if (host->id == 1) {
voltage.vmmc2 = vdd_mapping[ios->vdd];
pmic_power_regulator_set_voltage(REGU_VMMC2, voltage);
pmic_power_regulator_set_lp_mode(REGU_VMMC2,
LOW_POWER_DISABLED);
pmic_power_regulator_on(REGU_VMMC2);
}
pr_debug("mmc power on\n");
msleep(300);
break;
case MMC_POWER_OFF:
if (host->id == 0) {
pmic_power_regulator_set_lp_mode(REGU_VMMC2,
LOW_POWER_EN);
pmic_power_regulator_off(REGU_VMMC2);
}

if (host->id == 1) {
pmic_power_regulator_set_lp_mode(REGU_VMMC2,
LOW_POWER_EN);
pmic_power_regulator_off(REGU_VMMC2);
}
pr_debug("mmc power off\n");
break;
default:
break;
}
#endif


The card detect input is DCD_DCE1 and the write protect input is GPIO1_6 so I added the get_ro function to drivers/mmc/mxc_mmc.c

/*!
* This function is called by MMC/SD Bus Protocol driver to read
* the write protect switch of SD card
*
* @param mmc Pointer to MMC/SD host structure
*/
static int mxcmci_get_ro(struct mmc_host *host)
{
return sdhc_get_write_protect(host);
}

/*!
* MMC/SD host operations structure.
* These functions are registered with MMC/SD Bus protocol driver.
*/
static struct mmc_host_ops mxcmci_ops = {
.request = mxcmci_request,
.set_ios = mxcmci_set_ios,
.get_ro = mxcmci_get_ro
};


and modified arch/arm/mach-mx3/mx31lite_gpio.c

/*
* Probe for the card. If present the GPIO data would be set.
*/
int sdhc_get_card_det_status(struct device *dev)
{
if (to_platform_device(dev)->id == 0) {
return mxc_get_gpio_datain(MX31_PIN_DCD_DCE1);
} else {
return mxc_get_gpio_datain(MX31_PIN_DCD_DCE1);
}
}
EXPORT_SYMBOL(sdhc_get_card_det_status);

/*
* Return the card detect pin.
*/
int sdhc_init_card_det(int id)
{
if (id == 0) {
//write protect input
mxc_request_iomux(MX31_PIN_GPIO1_6, OUTPUTCONFIG_GPIO, INPUTCONFIG_GPIO);
iomux_config_mux(MX31_PIN_GPIO1_6, OUTPUTCONFIG_GPIO, INPUTCONFIG_GPIO);
mxc_set_gpio_direction(MX31_PIN_GPIO1_6,1);
//card detect INT input
iomux_config_mux(MX31_PIN_DCD_DCE1, OUTPUTCONFIG_GPIO, INPUTCONFIG_GPIO);
mxc_set_gpio_direction(MX31_PIN_DCD_DCE1,1);
return IOMUX_TO_IRQ(MX31_PIN_DCD_DCE1);
} else {
iomux_config_mux(MX31_PIN_GPIO1_2, OUTPUTCONFIG_GPIO,
INPUTCONFIG_GPIO);
mxc_set_gpio_direction(MX31_PIN_GPIO1_2,1);
return IOMUX_TO_IRQ(MX31_PIN_GPIO1_2);
}
}
EXPORT_SYMBOL(sdhc_init_card_det);

int sdhc_get_write_protect(struct device *dev)
{
if (to_platform_device(dev)->id == 0) {
return mxc_get_gpio_datain(MX31_PIN_GPIO1_6);
} else {
return mxc_get_gpio_datain(MX31_PIN_GPIO1_6);
}
}
EXPORT_SYMBOL(sdhc_get_write_protect);


The MC13783 will only output up to 3.0 volts and I think this is why an old Sandisk 512MB card won't work but a new Kingston 2GB card works fine.
phil.ecad@internode.on.net
New Member
New Member
Posts:


--
15 Oct 2007 09:43 PM
Hi again.

This time I'm having problems with USB OTG.
According to the schematics from Logic, DTR_DCE2 should control the chip select for the OTG transceiver.
When I boot Linux, the enable pin goes high and I can't get it to go low again.
I have set the iomux registers as in http://www.logicpd.com/support/tdg/viewtopic.php?t=1302 and other ways of doing it but nothing helps.
The enable for USB2 works as expected.
Has anyone had this issue? Anyone know if the enable pin is actually DTR_DCE2 ?

Thanks.
OradFarez
New Member
New Member
Posts:


--
15 Oct 2007 10:41 PM
Hello, there is a little bit more to that USB chip select initialization code. I will post it here but I don't know if it helps because if you leave the pins in their power up state, I believe they are inputs and so the external pull downs just keep the transceivers selected.

I am posting all the USB GPIO initialization code from mx31lite_gpio.c. You can compare it with the code made from Daniel's patch and see that several lines are different. Usually one or two lines is added to each function in regards to the nCS lines of the USB chips. This is code I added from a kernel used by Logic PD. I'm still fighting with the USB so I don't know if it helps, but it can't hurt!


/*
* USB Host 1
* pins conflict with SPI1, ATA, UART3
*/
int gpio_usbh1_active(void)
{
if (mxc_request_iomux(MX31_PIN_CSPI1_MOSI, /* USBH1_RXDM */
OUTPUTCONFIG_ALT1, INPUTCONFIG_ALT1) ||
mxc_request_iomux(MX31_PIN_CSPI1_MISO, /* USBH1_RXDP */
OUTPUTCONFIG_ALT1, INPUTCONFIG_ALT1) ||
mxc_request_iomux(MX31_PIN_CSPI1_SS0, /* USBH1_TXDM */
OUTPUTCONFIG_ALT1, INPUTCONFIG_ALT1) ||
mxc_request_iomux(MX31_PIN_CSPI1_SS1, /* USBH1_TXDP */
OUTPUTCONFIG_ALT1, INPUTCONFIG_ALT1) ||
mxc_request_iomux(MX31_PIN_CSPI1_SS2, /* USBH1_RCV */
OUTPUTCONFIG_ALT1, INPUTCONFIG_ALT1) ||
mxc_request_iomux(MX31_PIN_CSPI1_SCLK, /* USBH1_OEB (_TXOE) */
OUTPUTCONFIG_ALT1, INPUTCONFIG_ALT1) ||
mxc_request_iomux(MX31_PIN_CSPI1_SPI_RDY, /* USBH1_FS */
OUTPUTCONFIG_ALT1, INPUTCONFIG_ALT1)) {
return -EINVAL;
}

mxc_iomux_set_pad(MX31_PIN_CSPI1_MOSI, /* USBH1_RXDM */
(PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST));

mxc_iomux_set_pad(MX31_PIN_CSPI1_MISO, /* USBH1_RXDP */
(PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST));

mxc_iomux_set_pad(MX31_PIN_CSPI1_SS0, /* USBH1_TXDM */
(PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST));

mxc_iomux_set_pad(MX31_PIN_CSPI1_SS1, /* USBH1_TXDP */
(PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST));

mxc_iomux_set_pad(MX31_PIN_CSPI1_SS2, /* USBH1_RCV */
(PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST));

mxc_iomux_set_pad(MX31_PIN_CSPI1_SCLK, /* USBH1_OEB (_TXOE) */
(PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST));

mxc_iomux_set_pad(MX31_PIN_CSPI1_SPI_RDY, /* USBH1_FS */
(PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST));

/* USB_H1_SUSPEND collides with WRLAN INT# line */
// mxc_iomux_set_gpr(MUX_PGP_USB_SUSPEND, true);
return 0;
}

EXPORT_SYMBOL(gpio_usbh1_active);

void gpio_usbh1_inactive(void)
{
mxc_free_iomux(MX31_PIN_CSPI1_MOSI, /* USBH1_RXDM */
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_CSPI1_MISO, /* USBH1_RXDP */
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_CSPI1_SS0, /* USBH1_TXDM */
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_CSPI1_SS1, /* USBH1_TXDP */
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_CSPI1_SS2, /* USBH1_RCV */
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_CSPI1_SCLK, /* USBH1_OEB (_TXOE) */
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_CSPI1_SPI_RDY, /* USBH1_FS */
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);

mxc_iomux_set_pad(MX31_PIN_CSPI1_MOSI, /* USBH1_RXDM */
(PAD_CTL_DRV_NORMAL | PAD_CTL_SRE_FAST));
mxc_iomux_set_pad(MX31_PIN_CSPI1_MISO, /* USBH1_RXDP */
(PAD_CTL_DRV_NORMAL | PAD_CTL_SRE_FAST));
mxc_iomux_set_pad(MX31_PIN_CSPI1_SS0, /* USBH1_TXDM */
(PAD_CTL_DRV_NORMAL | PAD_CTL_SRE_FAST));
mxc_iomux_set_pad(MX31_PIN_CSPI1_SS1, /* USBH1_TXDP */
(PAD_CTL_DRV_NORMAL | PAD_CTL_SRE_FAST));
mxc_iomux_set_pad(MX31_PIN_CSPI1_SS2, /* USBH1_RCV */
(PAD_CTL_DRV_NORMAL | PAD_CTL_SRE_SLOW));
mxc_iomux_set_pad(MX31_PIN_CSPI1_SCLK, /* USBH1_OEB (_TXOE) */
(PAD_CTL_DRV_NORMAL | PAD_CTL_SRE_SLOW));
mxc_iomux_set_pad(MX31_PIN_CSPI1_SPI_RDY /* USBH1_FS */,
(PAD_CTL_DRV_NORMAL | PAD_CTL_SRE_SLOW));
}

EXPORT_SYMBOL(gpio_usbh1_inactive);

/*
* USB Host 2
* pins conflict with UART5, PCMCIA
*/
int gpio_usbh2_active(void)
{
if (mxc_request_iomux(MX31_PIN_USBH2_CLK,
OUTPUTCONFIG_FUNC, INPUTCONFIG_FUNC) ||
mxc_request_iomux(MX31_PIN_USBH2_DIR,
OUTPUTCONFIG_FUNC, INPUTCONFIG_FUNC) ||
mxc_request_iomux(MX31_PIN_USBH2_NXT,
OUTPUTCONFIG_FUNC, INPUTCONFIG_FUNC) ||
mxc_request_iomux(MX31_PIN_USBH2_STP,
OUTPUTCONFIG_FUNC, INPUTCONFIG_FUNC) ||
mxc_request_iomux(MX31_PIN_USBH2_DATA0,
OUTPUTCONFIG_FUNC, INPUTCONFIG_FUNC) ||
mxc_request_iomux(MX31_PIN_USBH2_DATA1,
OUTPUTCONFIG_FUNC, INPUTCONFIG_FUNC) ||
mxc_request_iomux(MX31_PIN_STXD3, /* USBH2_DATA2 */
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE) ||
mxc_request_iomux(MX31_PIN_SRXD3, /* USBH2_DATA3 */
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE) ||
mxc_request_iomux(MX31_PIN_SCK3, /* USBH2_DATA4 */
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE) ||
mxc_request_iomux(MX31_PIN_SFS3, /* USBH2_DATA5 */
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE) ||
mxc_request_iomux(MX31_PIN_STXD6, /* USBH2_DATA6 */
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE) ||
mxc_request_iomux(MX31_PIN_SRXD6, /* USBH2_DATA7 */
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE) ||
mxc_request_iomux(MX31_PIN_DTR_DCE1, /* PORT2.8 */
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE)) {
return -EINVAL;
}

#define H2_PAD_CFG (PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST | PAD_CTL_HYS_CMOS | PAD_CTL_ODE_CMOS | PAD_CTL_100K_PU)
mxc_iomux_set_pad(MX31_PIN_USBH2_CLK, H2_PAD_CFG);
mxc_iomux_set_pad(MX31_PIN_USBH2_DIR, H2_PAD_CFG);
mxc_iomux_set_pad(MX31_PIN_USBH2_NXT, H2_PAD_CFG);
mxc_iomux_set_pad(MX31_PIN_USBH2_STP, H2_PAD_CFG);
mxc_iomux_set_pad(MX31_PIN_USBH2_DATA0, H2_PAD_CFG);
mxc_iomux_set_pad(MX31_PIN_USBH2_DATA1, H2_PAD_CFG);
mxc_iomux_set_pad(MX31_PIN_STXD3, H2_PAD_CFG); /* USBH2_DATA2 */
mxc_iomux_set_pad(MX31_PIN_SRXD3, H2_PAD_CFG); /* USBH2_DATA3 */
mxc_iomux_set_pad(MX31_PIN_SCK3, H2_PAD_CFG); /* USBH2_DATA4 */
mxc_iomux_set_pad(MX31_PIN_SFS3, H2_PAD_CFG); /* USBH2_DATA5 */
mxc_iomux_set_pad(MX31_PIN_STXD6, H2_PAD_CFG); /* USBH2_DATA6 */
mxc_iomux_set_pad(MX31_PIN_SRXD6, H2_PAD_CFG); /* USBH2_DATA7 */
mxc_iomux_set_pad(MX31_PIN_DTR_DCE1, H2_PAD_CFG);
#undef H2_PAD_CFG

mxc_iomux_set_gpr(MUX_PGP_UH2, true);
mxc_set_gpio_direction(MX31_PIN_DTR_DCE1, 0);
mxc_set_gpio_dataout(MX31_PIN_DTR_DCE1, 0);
return 0;
}

EXPORT_SYMBOL(gpio_usbh2_active);

void gpio_usbh2_inactive(void)
{
iomux_config_gpr(MUX_PGP_UH2, false);
mxc_set_gpio_dataout(MX31_PIN_DTR_DCE1, 1);

iomux_config_pad(MX31_PIN_USBH2_CLK,
(PAD_CTL_DRV_NORMAL | PAD_CTL_SRE_FAST));
iomux_config_pad(MX31_PIN_USBH2_DIR,
(PAD_CTL_DRV_NORMAL | PAD_CTL_SRE_FAST));
iomux_config_pad(MX31_PIN_USBH2_NXT,
(PAD_CTL_DRV_NORMAL | PAD_CTL_SRE_FAST));
iomux_config_pad(MX31_PIN_USBH2_STP,
(PAD_CTL_DRV_NORMAL | PAD_CTL_SRE_FAST));
iomux_config_pad(MX31_PIN_USBH2_DATA0,
(PAD_CTL_DRV_NORMAL | PAD_CTL_SRE_FAST));
iomux_config_pad(MX31_PIN_USBH2_DATA1,
(PAD_CTL_DRV_NORMAL | PAD_CTL_SRE_FAST));
iomux_config_pad(MX31_PIN_SRXD6, /* USBH2_DATA2 */
(PAD_CTL_DRV_NORMAL | PAD_CTL_SRE_FAST));
iomux_config_pad(MX31_PIN_STXD6, /* USBH2_DATA3 */
(PAD_CTL_DRV_NORMAL | PAD_CTL_SRE_FAST));
iomux_config_pad(MX31_PIN_SFS3, /* USBH2_DATA4 */
(PAD_CTL_DRV_NORMAL | PAD_CTL_SRE_FAST));
iomux_config_pad(MX31_PIN_SCK3, /* USBH2_DATA5 */
(PAD_CTL_DRV_NORMAL | PAD_CTL_SRE_FAST));
iomux_config_pad(MX31_PIN_SRXD3, /* USBH2_DATA6 */
(PAD_CTL_DRV_NORMAL | PAD_CTL_SRE_FAST));
iomux_config_pad(MX31_PIN_STXD3, /* USBH2_DATA7 */
(PAD_CTL_DRV_NORMAL | PAD_CTL_SRE_FAST));

mxc_free_iomux(MX31_PIN_USBH2_CLK,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_USBH2_DIR,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_USBH2_NXT,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_USBH2_STP,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_USBH2_DATA0,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_USBH2_DATA1,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);

mxc_free_iomux(MX31_PIN_PC_VS2, /* USBH2_DATA2 */
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_PC_BVD1, /* USBH2_DATA3 */
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_PC_BVD2, /* USBH2_DATA4 */
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_PC_RST, /* USBH2_DATA5 */
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_IOIS16, /* USBH2_DATA6 */
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_PC_RW_B, /* USBH2_DATA7 */
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);

mxc_free_iomux(MX31_PIN_NFWE_B,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_NFRE_B,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_NFALE,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_NFCLE,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_NFWP_B,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_NFCE_B,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_DTR_DCE1,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
}

EXPORT_SYMBOL(gpio_usbh2_inactive);

/*
* USB OTG HS port
*/
int gpio_usbotg_hs_active(void)
{
if (mxc_request_iomux(MX31_PIN_USBOTG_DATA0,
OUTPUTCONFIG_FUNC, INPUTCONFIG_FUNC) ||
mxc_request_iomux(MX31_PIN_USBOTG_DATA1,
OUTPUTCONFIG_FUNC, INPUTCONFIG_FUNC) ||
mxc_request_iomux(MX31_PIN_USBOTG_DATA2,
OUTPUTCONFIG_FUNC, INPUTCONFIG_FUNC) ||
mxc_request_iomux(MX31_PIN_USBOTG_DATA3,
OUTPUTCONFIG_FUNC, INPUTCONFIG_FUNC) ||
mxc_request_iomux(MX31_PIN_USBOTG_DATA4,
OUTPUTCONFIG_FUNC, INPUTCONFIG_FUNC) ||
mxc_request_iomux(MX31_PIN_USBOTG_DATA5,
OUTPUTCONFIG_FUNC, INPUTCONFIG_FUNC) ||
mxc_request_iomux(MX31_PIN_USBOTG_DATA6,
OUTPUTCONFIG_FUNC, INPUTCONFIG_FUNC) ||
mxc_request_iomux(MX31_PIN_USBOTG_DATA7,
OUTPUTCONFIG_FUNC, INPUTCONFIG_FUNC) ||
mxc_request_iomux(MX31_PIN_USBOTG_CLK,
OUTPUTCONFIG_FUNC, INPUTCONFIG_FUNC) ||
mxc_request_iomux(MX31_PIN_USBOTG_DIR,
OUTPUTCONFIG_FUNC, INPUTCONFIG_FUNC) ||
mxc_request_iomux(MX31_PIN_USBOTG_NXT,
OUTPUTCONFIG_FUNC, INPUTCONFIG_FUNC) ||
mxc_request_iomux(MX31_PIN_USBOTG_STP,
OUTPUTCONFIG_FUNC, INPUTCONFIG_FUNC) ||
mxc_request_iomux(MX31_PIN_DTR_DCE2,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE)) {
return -EINVAL;
}


mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA0,
(PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST));
mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA1,
(PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST));
mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA2,
(PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST));
mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA3,
(PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST));
mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA4,
(PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST));
mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA5,
(PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST));
mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA6,
(PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST));
mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA7,
(PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST));
mxc_iomux_set_pad(MX31_PIN_USBOTG_CLK,
(PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST));
mxc_iomux_set_pad(MX31_PIN_USBOTG_DIR,
(PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST));
mxc_iomux_set_pad(MX31_PIN_USBOTG_NXT,
(PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST));
mxc_iomux_set_pad(MX31_PIN_USBOTG_STP,
(PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST));
mxc_iomux_set_pad(MX31_PIN_DTR_DCE2,
(PAD_CTL_DRV_MAX | PAD_CTL_SRE_FAST | PAD_CTL_HYS_CMOS | PAD_CTL_ODE_CMOS ));

mxc_set_gpio_direction(MX31_PIN_DTR_DCE2, 0);
mxc_set_gpio_dataout(MX31_PIN_DTR_DCE2, 0);

return 0;
}

EXPORT_SYMBOL(gpio_usbotg_hs_active);

void gpio_usbotg_hs_inactive(void)
{
mxc_free_iomux(MX31_PIN_USBOTG_DATA0,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_USBOTG_DATA1,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_USBOTG_DATA2,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_USBOTG_DATA3,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_USBOTG_DATA4,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_USBOTG_DATA5,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_USBOTG_DATA6,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_USBOTG_DATA7,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_USBOTG_CLK,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_USBOTG_DIR,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_USBOTG_NXT,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_USBOTG_STP,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_DTR_DCE2,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA0,
(PAD_CTL_DRV_NORMAL | PAD_CTL_SRE_SLOW));
mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA1,
(PAD_CTL_DRV_NORMAL | PAD_CTL_SRE_SLOW));
mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA2,
(PAD_CTL_DRV_NORMAL | PAD_CTL_SRE_SLOW));
mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA3,
(PAD_CTL_DRV_NORMAL | PAD_CTL_SRE_SLOW));
mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA4,
(PAD_CTL_DRV_NORMAL | PAD_CTL_SRE_SLOW));
mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA5,
(PAD_CTL_DRV_NORMAL | PAD_CTL_SRE_SLOW));
mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA6,
(PAD_CTL_DRV_NORMAL | PAD_CTL_SRE_SLOW));
mxc_iomux_set_pad(MX31_PIN_USBOTG_DATA7,
(PAD_CTL_DRV_NORMAL | PAD_CTL_SRE_SLOW));
mxc_iomux_set_pad(MX31_PIN_USBOTG_CLK,
(PAD_CTL_DRV_NORMAL | PAD_CTL_SRE_SLOW));
mxc_iomux_set_pad(MX31_PIN_USBOTG_DIR,
(PAD_CTL_DRV_NORMAL | PAD_CTL_SRE_SLOW));
mxc_iomux_set_pad(MX31_PIN_USBOTG_NXT,
(PAD_CTL_DRV_NORMAL | PAD_CTL_SRE_SLOW));
mxc_iomux_set_pad(MX31_PIN_USBOTG_STP,
(PAD_CTL_DRV_NORMAL | PAD_CTL_SRE_SLOW));
mxc_iomux_set_pad(MX31_PIN_DTR_DCE2,
(PAD_CTL_DRV_NORMAL | PAD_CTL_SRE_SLOW));
}

EXPORT_SYMBOL(gpio_usbotg_hs_inactive);

/*
* USB OTG FS port
*/
int gpio_usbotg_fs_active(void)
{
if (mxc_request_iomux(MX31_PIN_USBOTG_DATA0,
OUTPUTCONFIG_FUNC, INPUTCONFIG_FUNC) ||
mxc_request_iomux(MX31_PIN_USBOTG_DATA1,
OUTPUTCONFIG_FUNC, INPUTCONFIG_FUNC) ||
mxc_request_iomux(MX31_PIN_USBOTG_DATA2,
OUTPUTCONFIG_FUNC, INPUTCONFIG_FUNC) ||
mxc_request_iomux(MX31_PIN_USBOTG_DATA3,
OUTPUTCONFIG_FUNC, INPUTCONFIG_FUNC) ||
mxc_request_iomux(MX31_PIN_USBOTG_DATA4,
OUTPUTCONFIG_FUNC, INPUTCONFIG_FUNC) ||
mxc_request_iomux(MX31_PIN_USBOTG_DATA5,
OUTPUTCONFIG_FUNC, INPUTCONFIG_FUNC) ||
mxc_request_iomux(MX31_PIN_USBOTG_DATA6,
OUTPUTCONFIG_FUNC, INPUTCONFIG_FUNC) ||
mxc_request_iomux(MX31_PIN_USBOTG_DATA7,
OUTPUTCONFIG_FUNC, INPUTCONFIG_FUNC) ||
mxc_request_iomux(MX31_PIN_USBOTG_CLK,
OUTPUTCONFIG_FUNC, INPUTCONFIG_FUNC) ||
mxc_request_iomux(MX31_PIN_USBOTG_DIR,
OUTPUTCONFIG_FUNC, INPUTCONFIG_FUNC) ||
mxc_request_iomux(MX31_PIN_USBOTG_NXT,
OUTPUTCONFIG_FUNC, INPUTCONFIG_FUNC) ||
mxc_request_iomux(MX31_PIN_USBOTG_STP,
OUTPUTCONFIG_FUNC, INPUTCONFIG_FUNC) ||
mxc_request_iomux(MX31_PIN_USB_PWR,
OUTPUTCONFIG_FUNC, INPUTCONFIG_FUNC)) {
return -EINVAL;
}
return 0;

}

EXPORT_SYMBOL(gpio_usbotg_fs_active);

void gpio_usbotg_fs_inactive(void)
{
mxc_free_iomux(MX31_PIN_USBOTG_DATA0,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_USBOTG_DATA1,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_USBOTG_DATA2,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_USBOTG_DATA3,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_USBOTG_DATA4,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_USBOTG_DATA5,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_USBOTG_DATA6,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_USBOTG_DATA7,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_USBOTG_CLK,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_USBOTG_DIR,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_USBOTG_NXT,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_USBOTG_STP,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
mxc_free_iomux(MX31_PIN_USB_PWR,
OUTPUTCONFIG_GPIO, INPUTCONFIG_NONE);
}

EXPORT_SYMBOL(gpio_usbotg_fs_inactive);


Sorry for being so long! I just didn't want to forget anything.
phil.ecad@internode.on.net
New Member
New Member
Posts:


--
16 Oct 2007 01:31 AM
Thanks OradFarez,
It turns out that the problem was caused by me enabling CSPI1 in the kernel config.
I don't know why it made USB hang yet but WOOHOO I now have USB gadget support working.
paulc@logicpd.com
New Member
New Member
Posts:


--
24 Oct 2007 03:48 PM
There's some alternate function sharing between CSPI1 and USB so that could be the conflict you had, Phil. Thanks for letting us know it's working for you and feel free to post more details of your usage of usb-gadget if possible.
prashm_77@yahoo.com
New Member
New Member
Posts:


--
29 Nov 2007 06:09 AM
Hai,

We have IMX31 LITEKIT board booting with linux 2.6.19.2. Its configured for USB OTG, while booting kernel tells
"usb: isp1504 registered" & "ARC USBOTG h/w ID=0x5 revision=0x40". But while typing lsusb in host PC it hangs. what may be the problem?

Thanks
prashm_77@yahoo.com
New Member
New Member
Posts:


--
05 Dec 2007 03:12 AM
Hai zonque

We have been using your patch and are trying to get all the resources done
but we are facing problem with USB OTG and Audio support, can u help us on this errors ?

Regards

Posted By zonque on 31 May 2007 6:0 PM
Hi everyone,

just wanted to let you know that I got a Linux installation ready which supports many (almost all) features of the LITEKIT. Here is the list of peripherals I''ve successfully tested simultaniously:

* USB HS host
* USB OTG host
* IDE in UDMA mode
* PCMCIA
* Ethernet SMSC9117
* MMC

In the first place, I followed the instructions from http://www.logicpd.com/su...iewtopic.php?t=1074, but there was still some code missing here and there. I patched around for a couple of days and would like to share what I got. Since it would be too complicated to give out a patch against a heavily patched kernel tree, I created a new patch which should cleanly apply to a fresh linux-2.6.19.2 and put it online:

http://caiaq.org/download...9.2-mx3lite.patch.gz (~1.1MB)

Ugly enough, it''s one big patch, I didn''t take the time to split it up to multiple smaller, nicer ones.

Does anyone at LogicPD feel responsible to merge such things upstream to the Linux git repository? I''m not sure wheter anyone who is not the copyright holder can actually put a "Signed-off-by:" line under the code.

Greets,
Daniel


prashm_77@yahoo.com
New Member
New Member
Posts:


--
07 Dec 2007 03:21 AM
Hai PhilCarrig

We are testing the USB OTG and have made the changes as per your posts , but we are not able to test the same, please can u inform what config in kernel for check the same
please help us


Regards

Posted By PhilCarrig on 16 Oct 2007 1:31 AM
Thanks OradFarez,
It turns out that the problem was caused by me enabling CSPI1 in the kernel config.
I don''t know why it made USB hang yet but WOOHOO I now have USB gadget support working.


prashm_77@yahoo.com
New Member
New Member
Posts:


--
20 Dec 2007 03:38 AM
Posted By Daniel on 16 Oct 2007 1:31 AM

just wanted to let you know that I got a Linux installation ready which supports many (almost all) features of the LITEKIT. Here is the list of peripherals I''ve successfully tested simultaniously:

* USB HS host
* USB OTG host
* IDE in UDMA mode
* PCMCIA
* Ethernet SMSC9117
* MMC




Hai Daniel,

I am trying USB OTG in linux-2.6.19.2 kernel, after booting as per the manual i am testing gadget, after "modprobe g_file_storage file=/dev/ram0" command i am connecting usb otg cable to host machine but i am getting the error
as shown "device descriptor read/64, error -110".

what may be the problem?

or pls. let me know how to test the usb otg

thanks.


*********************************************************

Mounting filesystems
Starting syslogd and klogd
Running sysctl
Setting up networking on loopback device:
Setting up networking on eth0:
Adding static route for default gateway to 192.168.50.1:
route: SIOC[ADD|DEL]RT: File exists
Setting nameserver to 192.168.50.1 in /etc/resolv.conf:
Setting time from ntp server: north-america.pool.ntp.org
Starting inetd:
Starting the dropbear ssh server:
mx31# lsusb
Bus 002 Device 001: ID 0000:0000
Bus 001 Device 001: ID 0000:0000
mx31# lsmod
Module Size Used by
isp1504_arc 13216 0
mx31# modprobe g_file_storage file=/dev/ram0
[ 54.530000] ARC USBOTG Device Controller driver version 1 August 2005 init

[ 54.540000] ARC USBOTG h/w ID=0x5 revision=0x40

[ 54.570000] g_file_storage gadget: File-backed Storage Gadget, version: 28 November 2005

[ 54.580000] g_file_storage gadget: Number of LUNs=1

[ 54.580000] g_file_storage gadget-lun0: ro=0, file: /dev/ram/0

[ 54.590000] arcotg_udc: gadget arc_udc bound to driver g_file_storage

mx31# [ 54.990000] usb 1-1: new high speed USB device using fsl-ehci and address 2

[ 51.110000] usb 1-1: device descriptor read/64, error -110
olco
New Member
New Member
Posts:


--
15 Feb 2008 08:37 AM
Hi,

I'm trying to make the litekit working with the freescale linux BSP ( for imx31ads)

I downloaded the last BSP ( 20071008-rel5b ) and the kernel 2.6.19.2 + the patch/config files provided at the beginning of this post.

I add to mods the patch to : 1) remove the vmlinux.lds error / 2) change the value of CROSS_COMPILE ?= /opt/freescale/usr..... in Makefile ( located in linux-2.6.19.2 )

The board is booting, but stops during the boot process.
Here is the sequence :

losh> ifconfig sm0 192.168.0.43 255.255.255.0 198.168.255.254
losh>
losh>
losh> load elf 0x800d03a8 35350 /tftp/192.168.0.42:/tftpboot/loader
loading from /tftp/192.168.0.42:/tftpboot/loader:
......
ELF section 0: download address: 0x80208000 load address: 0x800d0000
loaded 1220 @ 0x800d0000 Ram
...done
file loaded
losh>
losh> load raw 0x81000000 1789300 /tftp/192.168.0.42:/tftpboot/zImage
loading from /tftp/192.168.0.42:/tftpboot/zImage:
loading raw binary to 0x81000000 (ram) len 001b4d74:
.......................................................................................................e
file loaded
losh>
losh> exec 0x800d03a8 -
Uncompressing Linux.....................................................................................
[ 53.960000] Linux version 2.6.19.2 (olivier@olivier-desktop) (gcc version 4.1.2) #10 PREEMPT Fri Feb8
[ 52.960000] CPU: Some Random V6 Processor [4107b364] revision 4 (ARMv6TEJ), cr=00c5387f
[ 52.960000] Machine: Freescale i.MX31 litekit
[ 52.960000] Memory policy: ECC disabled, Data cache writeback
[ 52.960000] CPU0: D VIPT write-back cache
[ 52.960000] CPU0: I cache: 16384 bytes, associativity 4, 32 byte lines, 128 sets
[ 52.960000] CPU0: D cache: 16384 bytes, associativity 4, 32 byte lines, 128 sets
[ 52.960000] Built 1 zonelists. Total pages: 28448
[ 53.960000] Kernel command line: console=ttymxc0 root=/dev/nfs nfsroot=192.168.0.42:/home/nfs/rootfs3
[ 54.960000] MXC IRQ initialized
[ 52.960000] PID hash table entries: 512 (order: 9, 2048 bytes)
[ 54.960000] Clock input source is 26000000
[ 54.960000] Actual CLOCK_TICK_RATE is 16625000 Hz
[ 52.960000] Console: colour dummy device 80x30
[ 52.960000] Dentry cache hash table entries: 16384 (order: 4, 65536 bytes)
[ 52.960000] Inode-cache hash table entries: 8192 (order: 3, 32768 bytes)
[ 54.970000] Memory: 112MB = 112MB total
[ 53.970000] Memory: 109824KB available (3112K code, 549K data, 112K init)
[ 52.180000] Mount-cache hash table entries: 512
[ 54.180000] CPU: Testing write buffer coherency: ok
[ 54.180000] NET: Registered protocol family 16
[ 54.180000] MXC GPIO hardware
[ 54.180000] system_rev is: 0x11
[ 52.180000] Irq init for eth0
[ 52.180000] L2 cache: WB
[ 52.180000] kobject_add failed for MX31ADS/MX31LITE PC (-13)
[ 54.180000] Using SDMA I.API
[ 54.180000] MXC DMA API initialized
[ 54.180000] usb: Host 2 registered
[ 54.180000] usb: OTG HS Host registered
[ 54.180000] usb: OTG HS Gadget registered
[ 53.190000] SCSI subsystem initialized
[ 54.190000] usbcore: registered new interface driver usbfs
[ 54.190000] usbcore: registered new interface driver hub
[ 54.190000] usbcore: registered new device driver usb
[ 54.190000] MXC I2C driver
[ 54.200000] NET: Registered protocol family 2
[ 52.280000] IP route cache hash table entries: 1024 (order: 0, 4096 bytes)
[ 52.280000] TCP established hash table entries: 4096 (order: 2, 16384 bytes)
[ 52.280000] TCP bind hash table entries: 2048 (order: 1, 8192 bytes)
[ 54.280000] TCP: Hash tables configured (established 4096 bind 2048)
[ 54.280000] TCP reno registered
[ 54.280000] Low-Level PM Driver module loaded
[ 52.280000] Freescale i.MX31 Dynamic Power Management.
[ 54.280000] NTFS driver 2.1.27 [Flags: R/W].
[ 54.280000] JFFS2 version 2.2. (NAND) (C) 2001-2006 Red Hat, Inc.
[ 54.280000] io scheduler noop registered
[ 54.280000] io scheduler anticipatory registered
[ 54.280000] io scheduler deadline registered
[ 54.280000] io scheduler cfq registered (default)
[ 54.280000] FS453/4 driver, (c) 2005 Freescale Semiconductor, Inc.
[ 54.510000] No external RTC clock
[ 52.510000] Real TIme clock Driver v1.0
[ 52.510000] mxc_rtc: probe of mxc_rtc.0 failed with error -2
[ 54.510000] MXC WatchDog Driver 2.0
[ 54.510000] MXC Watchdog # 0 Timer: initial timeout 60 sec
[ 54.510000] Serial: MXC Internal UART driver
[ 54.510000] mxcintuart.0: ttymxc0 at MMIO 0x43f90000 (irq = 45) is a Freescale MXC
[ 54.800000] mxcintuart.1: ttymxc1 at MMIO 0x43f94000 (irq = 32) is a Freescale MXC
[ 54.810000] mxcintuart.2: ttymxc2 at MMIO 0x5000c000 (irq = 18) is a Freescale MXC
[ 54.820000] mxcintuart.4: ttymxc4 at MMIO 0x43fb4000 (irq = 47) is a Freescale MXC
[ 52.830000] RAMDISK driver initialized: 16 RAM disks of 16384K size 1024 blocksize
[ 54.840000] loop: loaded (max 8 devices)
[ 54.850000] Linux video capture interface: v2.00
[ 54.860000] MXC Video Output MXC Video Output.0: Registered device video16
[ 54.860000] Uniform Multi-Platform E-IDE driver Revision: 7.00alpha2
[ 54.870000] ide: Assuming 50MHz system bus speed for PIO modes; override with idebus=xx
[ 54.880000] MXC: IDE driver, (c) 2004-2006 Freescale Semiconductor
[ 54.880000] mxc_ide_resetproc: resetting ATA controller
[ 54.500000] ide0: Bus empty, interface released.
[ 54.500000] MXC MTD nor Driver 2.0
[ 54.500000] mxc_nor_flash.0: Found 1 x16 devices at 0x0 in 16-bit bank
[ 53.510000] Support for command set 0003 not present
[ 52.520000] gen_probe: No supported Vendor Command Set found
[ 52.520000] mxc_nor_flash: probe of mxc_nor_flash.0 failed with error -5
[ 54.530000] MXC MTD nand Driver 2.0
[ 54.540000] NAND device: Manufacturer ID: 0x20, Chip ID: 0x76 (ST Micro NAND 64MiB 3,3V 8-bit)
[ 54.540000] Scanning device for bad blocks
[ 52.550000] Bad eraseblock 0 at 0x00000000
[ 53.850000] Creating 4 MTD partitions on "NAND 64MiB 3,3V 8-bit":
[ 53.860000] 0x00000000-0x00200000 : "nand.kernel"
[ 53.860000] 0x00200000-0x04000000 : "nand.rootfs"
[ 53.870000] 0x00000000-0x04000000 : "<NULL>"
[ 53.880000] 0x00000000-0x04000000 : "<NULL>"
[ 53.880000] usbmon: debugfs is not available
[ 52.890000] XXXXXXXXXXXXXXXXXXXX pll = 190320000, usb_pdf = 1, usb_prepdf = 1, retval = 47580000
[ 51.900000] USB_CLK=47580000, should be 60MHz
[ 54.900000] fsl-ehci fsl-ehci.0: Freescale On-Chip EHCI Host Controller
[ 54.910000] fsl-ehci fsl-ehci.0: new USB bus registered, assigned bus number 1


So, what am I doing wrong ?

I ran only ./ltib -c --> does ltib configure and compile the kernel properly ?

I read that I shall run "make zImage" , in that case --> You have not yet configured your kernel!
So shall configure it with ./litb or directly with make menuconfig ?

last question : I made a mix with the BSP ( 20071008-rel5b ) and the kernel 2.6.19.2
is it an issue ?


thanks
Olivier
You are not authorized to post a reply.
Page 4 of 4 << < 1234