Search

Technical Discussion Group Forum

This forum is provided for user discussion. While Beacon EmbeddedWorks support staff and engineers participate, Beacon EmbeddedWorks does not guarantee the accuracy of all information within in the Technical Discussion Group (TDG).

The "Articles" forums provide brief Articles written by Beacon EmbeddedWorks engineers that address the most frequently asked technical questions.

To receive email notifications when updates are posted for a Beacon EmbeddedWorks product download, please subscribe to the TDG Forum of interest.

TDG Forum

PrevPrev Go to previous topic
NextNext Go to next topic
Last Post 26 Oct 2005 04:41 PM by  Anonymous
LH79524 Zoom initialization
 3 Replies
Sort:
You are not authorized to post a reply.
Author Messages
dejan
New Member
New Member
Posts:


--
26 Oct 2005 02:29 PM
    I have MacRaigor JTAG wiggler and GHS MULTI toolchain and I would like to debug application for LH79524 board from on-board SDRAM but without starting the LOLO first.
    To be able to access SDRAM, I have to programm CPU registers via JTAG first. Is there a script file or something like it - describing what should be configured etc...

    regards

    Dejan
    Anonymous
    Posts:


    --
    26 Oct 2005 03:59 PM
    Hi Dejan,

    I would recommend contacting either of the companies regarding the products that you are using. Logic does not directly support Third Party JTAGs or the Greenhills Toolchain. Also I don't know of any developers in our support department have experience working with this setup. Below are email addresses for their support department.

    support@macraigor.com

    support@ghs.com

    You could also post this to the Sharp Forums:

    http://forum.sharpsma.com/


    There is also a possibility that another developer is familiar with the tools that you're trying to use.

    Thanks,
    dejan
    New Member
    New Member
    Posts:


    --
    26 Oct 2005 04:21 PM
    Hi Aaron,

    actually, it's not an JTAG issue. What I am asking is a CPU register initialization sequence - namely, what should I write to the certain CPU
    registers to be able to access SDRAM memory located at address 0x00000000?

    regards

    Dejan
    Anonymous
    Posts:


    --
    26 Oct 2005 04:41 PM
    Dejan,

    All of this information is in the Sharp users guide for the SOC which should be available here but I don't seem to see it:

    http://www.sharpsma.com/part.php?PartID=174

    You'll probably want to email SharpMicroHelp@sharpsec.com to request the 9524 Chip User's Guide.

    If you're going to want to setup the mmu there is a doc that is available from ARM.

    http://arm.com/support/

    Sharp has initialization code in their BlueStreak library that is freely available.

    http://able.sharpsma.com

    The only source like this that Logic has is LogicLoader which is only available through purchase. If you're interested in obtaining a quote please contact productsales@logicpd.com.

    Thanks,
    You are not authorized to post a reply.