6.4" sample dev image - Beacon EmbeddedWorks - TDG Forum -

Go to previous topic

Go to next topic

Last Post 29 Jan 2007 12:29 PM by tomhein

6.4" sample dev image

3 Replies

Author

Messages

spewl

New Member

New Member
Posts:

25 Jan 2007 01:18 PM
I am having problems getting this new sample to work. The older one works fine. here is what I am seeing. losh> load bin NK.BIN loading from NK.BIN: R ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ . image launch addr: 0x80301000 Verifying checksums: >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>> >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>> >>>>>>>>>>>>>>>>>>> Checksums good. file loaded losh> exec INFO:OALLogSetZones: g_oalLogMask: 0xb Windows CE Kernel for ARM (Thumb Enabled) Built on Jun 24 2004 at 18:25:00 ProcessorType=0b36 Revision=4 sp_abt=ffff5000 sp_irq=ffff2800 sp_undef=ffffc800 OEMAddressTable = 88301440 OEMInit(MX31): SREV = 0x12 OEMInit(MX31): (DEBUG_PORT == DBG_UART1) OEMInit(MX31): PLAT_PMC not defined PBC debug switch settings: 0x0 BSP System Configuration: L2 CACHE ENABLED MCU PLL = 532000000 Hz USB PLL = 240000000 Hz SER PLL = 220147200 Hz ARM CLOCK = 266000000 Hz IPU CLOCK = 133000000 Hz AHB CLOCK = 133000000 Hz IPG CLOCK = 66500000 Hz NFC CLOCK = 22166666 Hz GACC CLOCK = 66500000 Hz PER CLOCK = 66500000 Hz SSI1 CLOCK = 1719900 Hz SSI2 CLOCK = 1719900 Hz FIRI CLOCK = 1875000 Hz CSI CLOCK = 429975 Hz USB CLOCK = 60000000 Hz SIM CLOCK = 66500000 Hz OEMInit(MX31): L2 cache is enabled (AUXCR = 0x30024) BSPIntrInit(): SKIPPING BSP_LAN9118_IRQ IRQ... OEMInit() about to init timer... OEMInit() post init timer... SW1A voltages: 0x471c (normal = 28, DVS = 28, standby = 4) SW1A configuration: 0x221605 (mode = 1, standby mode = 1, DVS speed = 0, panic = 0, soft start = 1) OEMInit(MX31) SWITCHING TO HIGH SPEED ARM CLOCK = 532000000 Hz +OALKitlStart(IMX31) .... DUMP AVIC INTCNTL : 00000000 DUMP AVIC NIMASK : 0000001F DUMP AVIC INTENNUM : 00000000 DUMP AVIC INTDISNUM : 00000000 DUMP AVIC INTENABLEH : 01180004 DUMP AVIC INTENABLEL : 10000000 DUMP AVIC INTTYPEH : 00000000 DUMP AVIC INTTYPEL : 00000000 DUMP AVIC NIPRIORITY7: 00000000 DUMP AVIC NIPRIORITY6: 00000000 DUMP AVIC NIPRIORITY5: 00000000 DUMP AVIC NIPRIORITY4: 00000000 DUMP AVIC NIPRIORITY3: 00000000 DUMP AVIC NIPRIORITY2: 00000000 DUMP AVIC NIPRIORITY1: 00000000 DUMP AVIC NIPRIORITY0: 00000000 DUMP AVIC NIVECSR : 001C0000 DUMP AVIC FIVECSR : FFFFFFFF DUMP AVIC INTSRCH : 00020000 DUMP AVIC INTSRCL : 10000000 DUMP AVIC INTFRCH : 00000000 DUMP AVIC INTFRCL : 00000000 DUMP AVIC NIPNDH : 00000000 DUMP AVIC NIPNDL : 10000000 DUMP AVIC FIPNDH : 00000000 DUMP AVIC FIPNDL : 00000000 Sp=ffffc7cc OEMIoControl: Unsupported Code 0x101008c - device 0x0101 func 35 OEMIoControl: Unsupported Code 0x10100cc - device 0x0101 func 51 OEMIoControl: Unsupported Code 0x1010024 - device 0x0101 func 9 OEMIoControl: Unsupported Code 0x10100d0 - device 0x0101 func 52 SDMA Memory Map: PA = 0x1fffd000, size = 4096 bytesHCD driver DLL attach EHCD!HCD_Init Port (0):ISP1504_WriteReg: ############ Error -- failed to write ULPI reg 5 Port (0):ISP1504_WriteReg: ############ Error -- failed to write ULPI reg 11 Port (0):ISP1504_WriteReg: ############ Error -- failed to write ULPI reg 11 Port (0):ISP1504_WriteReg: ############ Error -- failed to write ULPI reg 11 Port (0):ISP1504_WriteReg: ############ Error -- failed to write ULPI reg 11 Port (0):ISP1504_WriteReg: ############ Error -- failed to write ULPI reg 11 SDMA Memory Map: PA = 0x1fffd000, size = 4096 bytes DDIPU_SDC GetModeFromRegistry: dwPanelNum:0x5 dwPanelType:0x5 m_dwPanelType: 5 m_pMode->modeId: 0 currentPanel -> NAME : Sap64VAPnlRsre ae currentPanel -> TYPE : 5 LCDC Regs: SDC_COM_CONF: 0x00000041 SDC_BG_POS: 0x00ba0022 SDC_HOR_CONF: 0xc3520000 SDC_VER_CONF: 0x060b0001 SDC_SHARP_CONF_1: 0x00000000 SDC_SHARP_CONF_2: 0x00000000 DI_DISP_IF_CONF: 0x00000000 DI_DISP_SIG_POL: 0x04000000 DI_D3_TIME_CONF: 0x02000050 currentPanel -> NAME : Sap64VAPnlRsre ae currentPanel -> TYPE : 5 LCDC Regs: SDC_COM_CONF: 0x00000041 SDC_BG_POS: 0x00ba0022 SDC_HOR_CONF: 0xc3520000 SDC_VER_CONF: 0x060b0001 SDC_SHARP_CONF_1: 0x00000000 SDC_SHARP_CONF_2: 0x00000000 DI_DISP_IF_CONF: 0x00000000 DI_DISP_SIG_POL: 0x04000000 DI_D3_TIME_CONF: 0x02000050 Running TouchCalibrate OEMIoControl: Unsupported Code 0x1010024 - device 0x0101 func 9 OEMIoControl: Unsupported Code 0x1010024 - device 0x0101 func 9 At this point CE comes up but is locked up.

tomhein

New Member

New Member
Posts:

25 Jan 2007 02:52 PM
I have the same reaction with the 12.1 image. Tom Posted By spewl on 28 Dec 2006 1:45 PM I am having problems getting this new sample to work. The older one works fine. here is what I am seeing. losh> load bin NK.BIN loading from NK.BIN: R ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ ................................................................................ . image launch addr: 0x80301000 Verifying checksums: >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>> >>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>>> >>>>>>>>>>>>>>>>>>> Checksums good. file loaded losh> exec INFO:OALLogSetZones: g_oalLogMask: 0xb Windows CE Kernel for ARM (Thumb Enabled) Built on Jun 24 2004 at 18:25:00 ProcessorType=0b36 Revision=4 sp_abt=ffff5000 sp_irq=ffff2800 sp_undef=ffffc800 OEMAddressTable = 88301440 OEMInit(MX31): SREV = 0x12 OEMInit(MX31): (DEBUG_PORT == DBG_UART1) OEMInit(MX31): PLAT_PMC not defined PBC debug switch settings: 0x0 BSP System Configuration: L2 CACHE ENABLED MCU PLL = 532000000 Hz USB PLL = 240000000 Hz SER PLL = 220147200 Hz ARM CLOCK = 266000000 Hz IPU CLOCK = 133000000 Hz AHB CLOCK = 133000000 Hz IPG CLOCK = 66500000 Hz NFC CLOCK = 22166666 Hz GACC CLOCK = 66500000 Hz PER CLOCK = 66500000 Hz SSI1 CLOCK = 1719900 Hz SSI2 CLOCK = 1719900 Hz FIRI CLOCK = 1875000 Hz CSI CLOCK = 429975 Hz USB CLOCK = 60000000 Hz SIM CLOCK = 66500000 Hz OEMInit(MX31): L2 cache is enabled (AUXCR = 0x30024) BSPIntrInit(): SKIPPING BSP_LAN9118_IRQ IRQ... OEMInit() about to init timer... OEMInit() post init timer... SW1A voltages: 0x471c (normal = 28, DVS = 28, standby = 4) SW1A configuration: 0x221605 (mode = 1, standby mode = 1, DVS speed = 0, panic = 0, soft start = 1) OEMInit(MX31) SWITCHING TO HIGH SPEED ARM CLOCK = 532000000 Hz +OALKitlStart(IMX31) .... DUMP AVIC INTCNTL : 00000000 DUMP AVIC NIMASK : 0000001F DUMP AVIC INTENNUM : 00000000 DUMP AVIC INTDISNUM : 00000000 DUMP AVIC INTENABLEH : 01180004 DUMP AVIC INTENABLEL : 10000000 DUMP AVIC INTTYPEH : 00000000 DUMP AVIC INTTYPEL : 00000000 DUMP AVIC NIPRIORITY7: 00000000 DUMP AVIC NIPRIORITY6: 00000000 DUMP AVIC NIPRIORITY5: 00000000 DUMP AVIC NIPRIORITY4: 00000000 DUMP AVIC NIPRIORITY3: 00000000 DUMP AVIC NIPRIORITY2: 00000000 DUMP AVIC NIPRIORITY1: 00000000 DUMP AVIC NIPRIORITY0: 00000000 DUMP AVIC NIVECSR : 001C0000 DUMP AVIC FIVECSR : FFFFFFFF DUMP AVIC INTSRCH : 00020000 DUMP AVIC INTSRCL : 10000000 DUMP AVIC INTFRCH : 00000000 DUMP AVIC INTFRCL : 00000000 DUMP AVIC NIPNDH : 00000000 DUMP AVIC NIPNDL : 10000000 DUMP AVIC FIPNDH : 00000000 DUMP AVIC FIPNDL : 00000000 Sp=ffffc7cc OEMIoControl: Unsupported Code 0x101008c - device 0x0101 func 35 OEMIoControl: Unsupported Code 0x10100cc - device 0x0101 func 51 OEMIoControl: Unsupported Code 0x1010024 - device 0x0101 func 9 OEMIoControl: Unsupported Code 0x10100d0 - device 0x0101 func 52 SDMA Memory Map: PA = 0x1fffd000, size = 4096 bytesHCD driver DLL attach EHCD!HCD_Init Port (0):ISP1504_WriteReg: ############ Error -- failed to write ULPI reg 5 Port (0):ISP1504_WriteReg: ############ Error -- failed to write ULPI reg 11 Port (0):ISP1504_WriteReg: ############ Error -- failed to write ULPI reg 11 Port (0):ISP1504_WriteReg: ############ Error -- failed to write ULPI reg 11 Port (0):ISP1504_WriteReg: ############ Error -- failed to write ULPI reg 11 Port (0):ISP1504_WriteReg: ############ Error -- failed to write ULPI reg 11 SDMA Memory Map: PA = 0x1fffd000, size = 4096 bytes DDIPU_SDC GetModeFromRegistry: dwPanelNum:0x5 dwPanelType:0x5 m_dwPanelType: 5 m_pMode->modeId: 0 currentPanel -> NAME : Sap64VAPnlRsre ae currentPanel -> TYPE : 5 LCDC Regs: SDC_COM_CONF: 0x00000041 SDC_BG_POS: 0x00ba0022 SDC_HOR_CONF: 0xc3520000 SDC_VER_CONF: 0x060b0001 SDC_SHARP_CONF_1: 0x00000000 SDC_SHARP_CONF_2: 0x00000000 DI_DISP_IF_CONF: 0x00000000 DI_DISP_SIG_POL: 0x04000000 DI_D3_TIME_CONF: 0x02000050 currentPanel -> NAME : Sap64VAPnlRsre ae currentPanel -> TYPE : 5 LCDC Regs: SDC_COM_CONF: 0x00000041 SDC_BG_POS: 0x00ba0022 SDC_HOR_CONF: 0xc3520000 SDC_VER_CONF: 0x060b0001 SDC_SHARP_CONF_1: 0x00000000 SDC_SHARP_CONF_2: 0x00000000 DI_DISP_IF_CONF: 0x00000000 DI_DISP_SIG_POL: 0x04000000 DI_D3_TIME_CONF: 0x02000050 Running TouchCalibrate OEMIoControl: Unsupported Code 0x1010024 - device 0x0101 func 9 OEMIoControl: Unsupported Code 0x1010024 - device 0x0101 func 9 At this point CE comes up but is locked up.

mikea@logicpd.com

New Member

New Member
Posts:

29 Jan 2007 08:57 AM
There is no touch in the curent sample images for larger displays like the 6.4" and 12.1". Have you tried using a USB Mouse? Just curious to know if it is actually locked up or if it is just the fact that touch doesn't respond. Thanks, -Mike

tomhein

New Member

New Member
Posts:

29 Jan 2007 12:29 PM
It works with usb mouse. It still gets a repeating error: OEMIoControl: Unsupported Code 0x1010024 - device 0x0101 func 9 OEMIoControl: Unsupported Code 0x1010024 - device 0x0101 func 9 OEMIoControl: Unsupported Code 0x1010024 - device 0x0101 func 9 OEMIoControl: Unsupported Code 0x1010024 - device 0x0101 func 9 OEMIoControl: Unsupported Code 0x1010024 - device 0x0101 func 9

Forums Freescale / NXP SOMs and Development Kits i.MX31 LITEKIT Development Kit