

REV	EDITOR	REVISION DESCRIPTION	LogicLoader Version	APPROVAL	DATE
А	Bruce Rovner	Release		B.R.	07/24/03
В	James Wicks	Figure 1.1 Revision		B.R.	10/17/03
с	Chris Rempel, Bruce Rovner	Updated for LogicLoader Version 1.4 Release	1.4	B.R.	03/31/04
D	Aaron Stewart	Added Supported Options in LogicLoader	1.4.4	ME	02/09/05
E	Bruce Rovner	Update for LogicLoader 2.0.3 release. Updated section 1 diagrams for exec and execution format. Updated supported options table for hardware support description.	2.0.3	HAR	08/04/05
F	Jed Anderson	Corrected Serial EEPROM details in Section 2.1 to read "bytes" instead of "bits; Added 3.6" Display info to Section 2.1; General grammatical and formatting changes.	2.3.3	JCA	06/26/07

REVISION HISTORY

This file contains source code, ideas, techniques, and information (the Information) which are Proprietary and Confidential Information of Logic Product Development, Inc. This information may not be used by or disclosed to any third party except under written license, and shall be subject to the limitations prescribed under license.

No warranties of any nature are extended by this document. Any product and related material disclosed herein are only furnished pursuant and subject to the terms and conditions of a duly executed license or agreement to purchase or lease equipments. The only warranties made by Logic Product Development, if any, with respect to the products described in this document are set forth in such license or agreement. Logic Product Development cannot accept any financial or other responsibility that may be the result of your use of the information in this document or software material, including direct, indirect, special or consequential damages.

Logic Product Development may have patents, patent applications, trademarks, copyrights, or other intellectual property rights covering the subject matter in this document. Except as expressly provided in any written agreement from Logic Product Development, the furnishing of this document does not give you any license to these patents, trademarks, copyrights, or other intellectual property.

The information contained herein is subject to change without notice. Revisions may be issued to advise of such changes and/or additions.

© Copyright 2003–2007, Logic Product Development, Inc. All Rights Reserved.

Table of Contents

 LH7A404-11 Memory Map Diagrams 1.1 SDRAM Configuration 1.2 MMU Remap: Physical Memory to Logical Memory 	. 1 . 1
	. 1
1.3 Physical Hardware Memory Map	. Z
1.4 LogicLoader and the Configuration Block in Flash Memory	
1.5 LogicLoader's Location in RAM	
2 LH7A404-11 LogicLoader Functionality	. 5
2.1 Supported Hardware Peripherals	
3 Disclaimer	. 6

1 LH7A404-11 Memory Map Diagrams

1.1 SDRAM Configuration

The LH7A404-11 Card Engine is designed to accommodate SDRAM of different sizes. Under LogicLoader's default configuration, all memory installed is accessible. However, on 64 MB Card Engines the SROMLL bit is set to make two separate 32 MB physical chunks. The MMU is then configured to make the two 32 MB chunks appear as a single 64 MB virtual chunk.

For further documentation:

- Refer to the Sharp LH7A404 User Guide for more information on the SDRAM controller,
- Refer to the ARM 922T Technical Reference Manual for more information on the MMU.

1.2 MMU Remap: Physical Memory to Logical Memory

LogicLoader sets-up the MMU to remap physical memory to logical memory. Type info cpu at the losh> prompt to see how LogicLoader remaps physical memory to logical memory. If you need to address a device outside of the default address map, use the 'remap' command to make additional address space accessible from within LogicLoader.


📟 Tera Term - CO	M1 VT	
<u>File E</u> dit <u>S</u> etup C <u>o</u>	ntrol <u>W</u> indow <u>H</u> elp	
******	xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx	^
All Rights Res	2002-2005, Logic Product Development, Inc. served. -LLH7a404_11 0001	
***********	***************************************	
losh> info cpu vaddr	ldr W - writable B - bufferable C - cacheable	
sect 0000000		
sect 00100000		
	-> 00200000 W dom:4	100
	-> 00300000 W dom:4	
	-> 00400000 W dom:4	
sect 00500000		
sect 00600000		
	-> 00700000 W dom:4	
sect 00800000		
sect 00900000 sect 00a00000	-> 00900000 W dom:4 -> 00a00000 W dom:4	
	-> 00b00000 W dom:4	~
(Card (1999)	-/ 0000000 W UUM-7	
		2 .::

Figure 1.1: Type info cpu to see the MMU remap

Note: The figure you see may differ from those presented in this example.

1.3 **Physical Hardware Memory Map**

Note: Memory regions may require the use of the 'remap' command to be accessible.



LH7A404-11 Logical Memory Map during execution of

Figure 1.2: LH7A404-11 Hardware Memory Map

1.4 LogicLoader and the Configuration Block in Flash Memory

LogicLoader is programmed into the Card Engine's resident flash array. The optional Configuration Block may be added with the 'config CREATE' command.

ТОР	
	Open for application, data, YAFFS, or operating system storage.
0x00080000	
0x00050000	Reserved
	Location of optional Configuration Block.
	Eccation of optional configuration block.
0x00040000	
	LoLo is resident in flash memory starting at address 0x0.
0x0000000	

Figure 1.3: Flash Memory Layout

1.5 LogicLoader's Location in RAM

LogicLoader executes out of RAM. The diagram below depicts run time location of LogicLoader.

Run-time location of LogicLoader:




Figure 1.4: LogicLoader RAM Execution Environment

2 LH7A404-11 LogicLoader Functionality

2.1 Supported Hardware Peripherals

The table below lists LH7A404-11-specific peripherals supported by LogicLoader.

Hardware Peripheral	Support (Y/N)	Details
Audio	Ν	
Display:	Y	LogicLoader supports 8 and 16 bits per pixel; custom displays can be supported by using the config block
LCD-3.5-QVGA-10	Y	Display kit with LCD part number LQ035Q7DB02
LCD-3.5-QVGA-20	Y	Display kit with LCD part number LQ035Q7DB02
LCD-3.6-QVGA-10R	Y	Display kit with LCD part number LQ036Q1DA01
LCD-5.7-QVGA-10	Y	Display kit with LCD part number LQ057Q3DC02
LCD-6.4-VGA-10R	Y	Display kit with LCD part number LQ64D343
LCD-10.4-VGA-10	Y	Display kit with LCD part number LQ10D368
LCD-12.1-SVGA-10	Y	Display kit with LCD part number LQ121S1DG31
Ethernet	Y	10/100 MBit support; MAC address stored in dedicated serial EEPROM; static IP address can be supported by using the config block
Flash Memory	Y	NOR flash only
IrDA	N	-
Memory Card Expansion:	Y	CompactFlash memory cards are supported only. 16 -> 256 MB CompactFlash memory cards have been verified.
IO Mode PCMCIA/ CF	Ν	
Memory Mode CF	Y	Recommended: SanDisk, Toshiba, PNY
SD/MMC	N	
Smart Card	N	
Processor:		
Cache	Y	Copy-back mode
Clock	Y	200 MHz CPU / 100 MHz Bus
Power Management	N	
MMU	Y	Use 'remap' command to access unmapped regions of memory
PS/2	Ν	
RTC	N	
SDRAM	Y	32 or 64 MB; CAS-2, auto sizing
SSP	N	
Serial Port:		
UARTA	Y	115200 baud standard, RTS flow only; 2400 to 460800 baud can be supported by using the config block
UARTB	N	
UARTC	N	
Touch Screen	N	
USB Host	N	
USB Function	N	
Misc:		
GPIO	Y	Use 'w' and 'x' commands to access data direction and data registers to control GPIO lines per register description in processor and IO Controller specification documents.
Status	Y	Toggles to show system "heartbeat"

Hardware Peripheral	Support (Y/N)	Details
Mode Line 2		QuickBoot Feature details: LogicLoader will typically pause 500 mS to look for the 'q' key on UARTA. However, if the Mode Line 2 (uP_MODE2) is grounded, this 500 mS timeout is skipped and the boot script runs immediately.
Serial EEPROM	Y	128 bytes

3 Disclaimer

Logic strives to provide the most up-to-date information. However, the list of supported features in this document is partial and subject to change.

The "Supported Hardware Peripherals" list was created to describe the supported features for fully populated standard card engine builds. If the Card Engine in use is a custom build or has some hardware feature omitted, the commands related to those hardware features may not function.

If you need software support on demand, please contact Logic Product Development sales at: product.sales@logicpd.com.