

OMAP35x SOM-LV Design Checklist

Application Note 396

Logic PD // Products Published: December 2008 Last revised: March 2016

Abstract

This application note provides a list of items to verify when designing the OMAP35x SOM-LV into an embedded system. Reviewing this checklist prior to releasing design files and software for production can help reduce the probability of future board spins.

This document contains valuable proprietary and confidential information and the attached file contains source code, ideas, and techniques that are owned by Logic PD, Inc. (collectively "Logic PD's Proprietary Information"). Logic PD's Proprietary Information may not be used by or disclosed to any third party except under written license from Logic PD, Inc.

Logic PD, Inc. makes no representation or warranties of any nature or kind regarding Logic PD's Proprietary Information or any products offered by Logic PD, Inc. Logic PD's Proprietary Information is disclosed herein pursuant and subject to the terms and conditions of a duly executed license or agreement to purchase or lease equipment. The only warranties made by Logic PD, Inc., if any, with respect to any products described in this document are set forth in such license or agreement. Logic PD, Inc. shall have no liability of any kind, express or implied, arising out of the use of the Information in this document, including direct, indirect, special or consequential damages.

Logic PD, Inc. may have patents, patent applications, trademarks, copyrights, trade secrets, or other intellectual property rights pertaining to Logic PD's Proprietary Information and products described in this document (collectively "Logic PD's Intellectual Property"). Except as expressly provided in any written license or agreement from Logic PD, Inc., this document and the information contained therein does not create any license to Logic PD's Intellectual Property.

The Information contained herein is subject to change without notice. Revisions may be issued regarding changes and/or additions.

© Copyright 2016, Logic PD, Inc. All Rights Reserved.

Revision History

REV	EDITOR	DESCRIPTION	APPROVAL	DATE
Α	BSB	-Initial release of document.	BSB	12/12/08
В	JCA	-Added Section 2.11 about USB Host Interface; -Section 3.1: Added USB4 and USB5 information	BSB	05/22/09
С	BSB	-Added Section 2.12 about USB OTG VBUS	NJK	08/07/09
D	BSB	-Section 2.7: Added item 8 about GPI only signals; Added item 9 for series termination requirements on gpio_120 to gpio_129; Added item 10 for detailing information about wakeup signals	RH	10/26/09
Е	BSB	-Added Section 2.13 to cover the use of micro SD slots	JCA	12/01/09
F	JCA	-Table 2-1: Added columns for Resolution and Maximum Voltage Input; -Section 2.4, 2.7, & 4: Added items pertaining to the VAUX4 power supply and the necessity of enabling it in software	RH; BSB	04/30/10
G	BSB, JCA	-Throughout: Corrected typo in MSTR_nRST signal name; -Section 2.3: Added notice that MSTR_nRST can only be driven low; -Section 2.7: Added number 11 about VPLL2 supply and added Table 2-3; -Section 2.12: Corrected pin number, was J1.22, should be J1.21; -Added Section 6 regarding TI OMAP35x processor schematic checklist	BSB	07/09/10
Н	BSB, JCA	-Added Section 2.14 regarding Ethernet Magnetics	JCA	08/06/10
ı	BSB	-Added Important Note about the different OMAP35x SOM-LV generations; -Section 2.11: Added OMAP35x-10 SOM-LV dependency; -Section 2.12: Added information about 100mA limit on VBUS; -Added Section 2.16 about McBSP	BSB	09/03/10
J	BSB, NJK	-Section 2.7: #9 Added dampening resistor requirement; Added item #12 about SYS_BOOT signals; -Updated Table 2-3: GPIO Signals; -Section 2.13: Corrected grounding requirement of signal J1.115; -Section 6: Added link for TPS65950 schematic checklist	BSB	12/15/10
K	SMC, BSB	-Section 2.6: Minor updates to peripheral interfaces; -Section 2.17: Added UART information; -Section 5: Expanded Board Bring-Up Checklist	NJK	06/09/11
1	BSB NII/	-Section 2.4: Added list number 2 and 3 regarding minimum battery threshold for device to power OFF and ON; -Section 2.5: Added list number 2 regarding TRS3386 RS-232 transceiver; -Added Section 2.14; -Section 2.15: Added list number 3 and 4; -Added Section 2.18; -Added Section 2.19	BAH SO	01/25/13
L M	BSB, NJK BSB	1111 1111	RAH, SO BSB, AF	3/9/16
IVI	DOR	-Section 2.7: Added information concerning using GPIO_128 and GPIO_156	DOB, AF	3/9/10

Table of Contents

1		oduction	
2	Scl	nematic Checklist	1
	2.1	Analog-to-digital Converter Signals	1
	2.2	Clocks	1
	2.3	Reset	1
	2.4	Power	1
	2.5	Level Shifters	
	2.6	Peripheral Interfaces	2
	2.7	GPIO	2
	2.8	LCD	5
	2.9	Debug	5
	2.10	I/O Interface	
	2.11	USB Host Interface	_
		USB OTG VBUS	
		Secure Digital/MicroSD	
		Real-Time Clock Battery Backup	
	2.15		
	2.16	McBSP	
	2.17		
		Wireless	
		Reduce Boot Time	
	•	out Checklist	
	3.1	USB	
	3.2	Ethernet	
	3.3	Decoupling Caps	
	3.4	Silkscreen	
	3.5	OMAP35x SOM-LV Placement	
		tware Checklist	
5		ard Bring-Up Checklist	
	5.1	Bootloader Does Not Boot Successfully	
	• • • •	.1 SOM Does Not Boot from SD Card	
_	• • •	.2 SOM Boots from SD Card but Not NAND Flash	
6		Schematic Checklists	
7	Su	mmary	12

1 Introduction

When using the OMAP35x SOM-LV in an embedded system, reviewing some specifics during the design phases can minimize or even eliminate future board spins. Information provided in this application note should be reviewed prior to releasing a design for fabrication and assembly.

IMPORTANT NOTE: Throughout this document, the use of "OMAP35x SOM-LV" can be assumed to apply to both the OMAP35x-10 and OMAP35x-11 SOM-LV. Where information applies to only one model, the specific generation number will be used.

2 Schematic Checklist

Items in this section should be reviewed by the system designer prior to releasing the design for layout.

2.1 Analog-to-digital Converter Signals

Analog-to-digital converter (ADC) signals that are not used must have the connections outlined in Table 2-1 per the TPS65950 specification.

ADC Signal	OMAP35x SOM-LV Signal Name	OMAP35x SOM-LV Pin	Connection	Resolution	Maximum Voltage Input
PMIC.START.ADC	START_ADC	J2.79	GND	_	1.8V
PMIC.ADCIN0	ADCIN0	J2.200	GND	10 bit	1.5V
PMIC.ADCIN1	ADCIN1	J2.198	GND	10 bit	1.5V
PMIC.ADCIN2	ADCIN2	J2.196	GND	10 bit	2.5V
PMIC.ADCIN3	A/D2	J1.200	GND	10 bit	2.5V
PMIC.ADCIN4	A/D3	J1.198	100nF CAP to GND	10 bit	2.5V
PMIC.ADCIN5	A/D4	J1.196	Floating	10 bit	2.5V
PMIC.ADCIN6	ADCIN6	J2.195	Floating	10 bit	2.5V
TSC2004	A/D1	J1.202	100nF CAP to GND	12 bit	3.0V

Table 2-1: Connections for Unused ADC Signals

2.2 Clocks

Verify that series termination is available for all clock signals that do not have internal drive strength control.

2.3 Reset

The MSTR_nRST (J1.227) signal is driven by the on-board power management IC (PMIC); therefore, Logic PD recommends avoiding an external power-on reset sequence.

MSTR_nRST can only be driven low; therefore, no pull-ups or active drivers must be used to drive MSTR_nRST.

2.4 Power

 Verify all power and ground signals are connected correctly and are at the correct voltage level.

- 2. For battery-powered designs, the minimum voltage supplied to MAIN_BATTERY at which the device will power ON is 3.2V +/- 100 mV. Note that 2.7V is the minimum threshold for the battery at which the device will power OFF once the system is running.
- 3. For non-battery-powered designs (i.e., MAIN_BATTERY is supplied by a fixed-voltage supply), the minimum voltage supplied to MAIN_BATTERY at which the device will power ON may be as high as 3.3V, depending on silicon variances. The fixed-voltage supply to MAIN_BATTERY must guarantee a minimum voltage of 3.3V, including any tolerance in the fixed-voltage supply or IR drop from the supply to the SOM. Note that once the system is running, the SOM will power off if MAIN_BATTERY falls below 2.7V.
- 4. Review Logic PD's <u>OMAP35x SOM-LV Power Management Application Note</u>¹ for specific power interface connections.
- 5. Verify the recommended bulk capacitance is used; refer to the *OMAP35x SOM-LV Power Management Application Note* for requirements.
- 6. Verify the regulators provide sufficient current demands.
- 7. Note that VAUX4 is not enabled by default in Logic PD software. This supply must be enabled before the signals listed in Table 2-2 can be used. More details can be found in Logic PD's *OMAP35x SOM-LV Power Management Application Note*.

2.5 Level Shifters

- 1. Verify whether any of the signals or buses used from the OMAP35x SOM-LV require level shifting for your specific design. In general, the SOM-LV is a 1.8V I/O module.
- 2. The TRS3386 RS-232 transceiver is no longer qualified to work at 1.8V. The TRS3253 is an alternative device that does support 1.8V operation.
- 3. Verify the correct reference voltage from the OMAP35x SOM-LV is used for signal level shifting or pull-ups.
- 4. Verify that the reference voltage is not used as a power source.
- 5. Verify that the direction signal has the proper direction control.
- 6. Verify that unused input signals to the level shifter are tied per the level-shifter specification and are not left floating.
- 7. For interface signals that have different directions (e.g., RX and TX), verify that the level shifters also have different direction signals.

2.6 Peripheral Interfaces

- 1. Verify peripheral interface connections are equivalent to those on the Zoom OMAP35x Development Kit Baseboard (SDK2 baseboard), such as USB, serial, MMC/SD card, and CF.
- 2. The Ethernet configuration on the SDK2 baseboard supports several different PHY interfaces. Therefore, the recommended Ethernet configuration is to follow the SMSC <u>LAN9221 Reference Design</u>² schematic. See Section 2.14 for additional details about Ethernet Magnetics.

2.7 **GPIO**

- 1. Verify the signal selected to be a GPIO is actually available as an alternative function or is a dedicated GPIO, GPI, or GPO function needed for the design.
- 2. Avoid using uP_GPIO_1 and uP_GPIO_0 as input or output signals in your design as they are used to drive status LEDs from LogicLoader. Even if your system design will not use

http://support.logicpd.com/downloads/1148/

www.smsc.com/media/Downloads_Public/lan9000/9221sch.pdf

- LogicLoader, it is recommended to avoid uP_GPIO_1 and uP_GPIO_0, and to use other available GPIO signals.
- 3. Verify that no contention occurs on GPIO signals during reset and low-power mode states.
- 4. Verify that signals designated as GPIO have reset states with the desired direction and level.
- Many of the GPIO pins for the OMAP35x SOM-LV are actually connected to the PMIC. Use all of the processor GPIO pins before using any GPIO pins connected to the PMIC. If your design absolutely requires the use of PMIC GPIO pins, please <u>contact Logic PD</u>³ for programming suggestions.
- 6. Do not connect to the SPI 1 interface if your OMAP35x SOM-LV has Bluetooth; the SPI 1 interface is dedicated for the Bluetooth chipset. Use the SPI 3 interface instead.
- 7. uP_DREQ0 should be left floating at power on; it is tied to the NAND flash LOCK pin and is read at power on.
- 8. Verify the GPIO signals in Table 2-2 are used as input only (GPI) signals. Also, the VAUX4 supply powering these signals is not enabled by default in Logic PD software. This power supply must be enabled before these signals can be used.

uP GPIO Signal	SOM-LV Signal	SOM-LV Pin
gpio_99	CSI_D0	J2.133
gpio_100	CSI_D1	J2.135
gpio_112	CSI1_DX0	J2.187
gpio_113	CSI1_DY0	J2.185
gpio_114	CSI_DX1	J2.183
gpio_115	CSI_DY1	J2.181

Table 2-2: GPI Signals

- 9. Verify balls corresponding to signals gpio_120 to gpio_129 (when muxed with MMC signals) have series termination due to buffer strength on these pads; Texas Instruments (TI) recommends starting with a 30 ohm dampening resistor. Changes to the resistor value may be necessary to reduce overshoot and undershoot signals, depending on the specific design requirements. See Section 24.2 in TI's <u>OMAP35x Technical Reference Manual (TRM)</u>⁴ (Literature Number: SPRUF98K) and the TI <u>SD-MMC Usage Notes on OMAP35x and AM37x wiki page</u>⁵ for additional information.
- 10. Verify that GPIO signals used to wake-up the processor have power to the I/O pads within the processor at the time the processor is in low-power mode. The following signals can be used to generate a direct wake-up event:
 - □ uP _gpio_1 (T2_CLKREQ)
 - □ uP_gpio_9 (uP_SYS_OFF_MODE)
 - □ (uP_gpio_10) uP_CLKOUT1_26Mhz
 - □ uP_gpio_11 (uP_GPIO_1)
 - □ uP_gpio_30 (SYS_nRESWARM)
 - □ uP GPIO 2 (uP gpio 31)

The other GPIO1 pins (gpio_[31:0]) cannot be used to generate a direct wake-up event because they are connected to the device I/O pad logic in the CORE power domain (VDD2). When the CORE power domain is off, the I/O pins of the GPIO1 module, which are supplied by VDD2, cannot generate a wake-up event. The wake-up capabilities of the GPIO2 to GPIO6 modules are operational only when the PER power domain is active.

³ http://support.logicpd.com/support/askaquestion.php

⁴ http://focus.ti.com/docs/prod/folders/print/omap3530.html#technicaldocuments

⁵ http://processors.wiki.ti.com/index.php/SD-MMC_Usage_Notes_on_OMAP35x_and_AM37x

11. VPLL2 supplies power to the GPIO signals listed in Table 2-3. Logic PD software only enables VPLL2 as part of the LCD initialization. Therefore, systems that do not use LCD and require access to any of the GPIO signals in the table must enable the VPLL2 supply domain for the GPIO signals to work.

Table 2-3: GPIO Signals

uP GPIO Signal	SOM-LV Signal	SOM-LV Pin
gpio_70	LCD_D0	J1.211
gpio_71	LCD_D1	J1.213
gpio_72	LCD_D2	J1.215
gpio_73	LCD_D3	J1.217
gpio_74	LCD_D4	J1.219
gpio_75	LCD_D5	J1.197
gpio_80	LCD_D10	J1.207
gpio_81	LCD_D11	J1.185
gpio_82	LCD_D12	J1.187
gpio_83	LCD_D13	J1.191
gpio_84	LCD_D14	J1.193
gpio_85	LCD_D15	J1.195
gpio_92	LCD_D22	J2.176
gpio_93	LCD_D23	J2.174

12. Verify balls connected to gpio_6 and gpio_7 are not pulled high or low during reset. These GPIO signals are shared with SYS_BOOT signals that are polled at reset to set the boot sequence.

Table 2-4: SYS BOOT Signals

uP GPIO Signal	SOM-LV Signal	SOM-LV Pin	
gpio_6	uP_PCC_RESET	J2.34	
gpio_7	uP_UARTA_DTR	J1.156	

13. When using signals associated to GPIO_128 and GPIO_156, be sure to use the connections as indicated in the table below. These signals are incorrectly labeled on the baseboard.

Table 2-5: GPIO_128 and GPIO_156

OMAP35x P	rocessor	SOM-LV Schematics		Baseboard Schematic	
Ball	Alt. Functions	Label	Pin	Label	Pin
Y21	McBSP1_CLKR/McSPI4_CLK/SIM_CD/GPIO_156	SIM0_nDETECT	J2.126	SIM0_VEN	J2.126
			J2.13,		
			J2.15,		
R27	MMC1_DAT6/SIM_PWRCTRL/GPIO_128	SIM0_VEN	J2.124	SIM0_nDETECT	J2.124

2.8 LCD

- 1. The recommended LCD interface is to support 16-bit (5:6:5) color. Contact Logic PD about supporting other color depths.
- 2. Verify that the targeted LCD works by using LogicLoader scripts to interface with the Zoom OMAP35x Development Kit. Contact Logic PD for assistance, if needed.

2.9 Debug

- Serial: Logic PD recommends all designs have a debug serial port. This port is used for terminal access to LogicLoader and Linux. Also, Windows CE debug messages can be enabled to output to the debug serial port. uP_UARTA_TX and uP_UARTA_RX are the dedicated debug port signals used on the OMAP35x SOM-LV.
- 2. JTAG: The JTAG interface and voltage required for your tools may be different than those used on the SDK2 baseboard. Verify that the JTAG connector interface for your design will interface to the emulator that is planned for software development.
- 3. Ethernet: Logic PD recommends putting down a WLAN Ethernet port on the first phase of baseboards; this port can be used for development and download purposes.
- 4. Serial-to-USB: Logic PD recommends copying this reference from the SDK2 baseboard only if the host PC does not have a RS232 serial interface.
- 5. Reset: Logic PD recommends designing-in a debounced MSTR_nRST button to the OMAP35x SOM-LV to aid in debug.
- 6. GPIO: Connect LED to uP_GPIO_0 and uP_GPIO_1 to act as status indicators during board bring-up.

2.10 I/O Interface

Verify that any signal driven from the OMAP35x SOM-LV has no more than one load. A buffer must be used if more than one load is required to be driven from the OMAP35x SOM-LV in your design.

2.11 USB Host Interface

For OMAP35x-10 SOM-LV configurations using the ISP1760: USB2_nOC, USB4_nOC, and USB5_nOC require 10k pull-up resistors on the baseboard to prevent false interrupts on the USB lines.

2.12 USB OTG VBUS

A 4.7 uF capacitor must connect J1.21 (USB1_VBUS) to ground.

USB1_VBUS (J1.21) is driven by the TPS65950 and can only supply 100 mA of current on VBUS. If more than 100 mA is required, it is possible to design an external VBUS supply to coexist with the USB1_VBUS signal. When using an external VBUS supply, the OTG_CTRL[DRVVBUS] signal in the TPS65950 must be cleared at all times. The USB1_VBUS signal must also be tied to the output of the external VBUS supply to allow for detection of the TPS65950 VBUS.

2.13 Secure Digital/MicroSD

When Secure Digital (SD) or MicroSD cards are used in a system design, signal J1.113 (CSI_D11) is configured by LogicLoader as a card detect signal. For card sockets that do not have a card detect pin, J1.113 (CSI_D11) must be grounded on the customer baseboard for LogicLoader to work properly.

J1.115 (uP_nIRQC) is also designated as an SD write protection signal when SD is used; this signal must be grounded on the customer baseboard for writes to work properly in LogicLoader. If write access is not desired, this signal should be connected to VMMC1 through a pull-up resistor to enable write protection of the card.

2.14 Real-Time Clock Battery Backup

If your design uses a rechargeable battery to back up the real-time clock (RTC) on the TPS65950, do not place any capacitors on the BACKUP_BATT rail. Doing so will prevent the TPS65950 from charging the backup battery.

Verify the rechargeable backup battery targeted for your design can be adequately charged by the OMAP35x SOM-LV PMIC. The PMIC provides a constant current that can be set at 25 uA, 150 uA, 500 uA, or 1 mA. The available cutoff voltages for the backup battery are 2.5V, 3.0V, 3.1V or 3.2V. Inadequate charging could prevent the backup battery from being fully charged.

If your design uses a non-rechargeable battery, place a diode on BACKUP_BATT to prevent accidental charging of the battery.

Current consumption on BACKUP_BATT has been measured as high as 50 uA but is typically 10 uA. Choose a battery, rechargeable or not, that can supply sufficient power for the entire length of time required by your usage model. For example, if your usage model leaves MAIN_BATT disconnected for a total of six months over a product life cycle, a backup battery of at least 216 mAh is required, such as a CR2032.

Please refer to the *OMAP35x SOM-LV Power Management Application Note* for details on connections.

2.15 Ethernet Magnetics

 The Ethernet controller on the OMAP35x SOM-LV is an SMSC LAN9221 component. SMSC's <u>Application Note 8.13</u>⁶ lists magnetics that are suggested for use with their SMSC LANxxxx components.

The RJ-45 Ethernet connector on the SDK2 baseboard (reference designator P1; Pulse J0026) was chosen to support multiple SOM-LV configurations with different Ethernet controllers. While not electrically identical to the magnetics suggested by SMSC, it has proven to be functional under all testing performed by Logic PD. Logic PD has not verified full functionality of the J0026 magnetics with the SMSC 9221 Ethernet controller under the IEEE 802.3 speciation. Logic PD recommends customers design-in magnetics, or their electrical equivalent, as suggested by SMSC. Figure 2.1 is an example magnetics design suggested by SMSC.

_

⁶ http://www.smsc.com/Downloads/SMSC/Downloads_Public/Application_Notes/an813.pdf




Figure 2.1: Example Magnetics Design, Pulse J0011

- 2. When connecting the magnetics to the SMSC LAN9221 on the OMAP35x SOM-LV, the following connections must be followed to match the SMSC LAN9221 reference design.
 - a. Connect the transmit and receive center taps together.
 - b. Tie a 10 ohm (1/8W 1%) resistor between VREF_ETHERNET (J1.26) and the center tap signals of the magnetics.
 - c. Connect a 0.2 2uF (0805) capacitor from center tap signal to digital ground.
- 3. SMSC recommends adding 15 pF, 50V capacitors to ground on all four TPx lines to minimize EMI. Place these capacitors as close as possible to the magnetics.
- 4. If you plan to directly connect the Ethernet port to another Ethernet device, such as a hub, magnetics are not required. Proper differential signaling layout rules must still be followed; contact SMSC for the proper passives configuration.

2.16 McBSP

The OMAP35x SOM-LV can support up to five McBSP ports. Of the five McBSP ports, two are connected to the TPS65950 (McBSP2 and McBSP3), one of which (McBSP3) is connected to the Bluetooth module.

McBSP2 is connected to the TPS65950 audio interface. To use McBSP2 externally, the AUDIO_IF[AIF_TRI_EN] bit must be set to program the audio interface on the TPS65950 for high impedance.

McBSP3 is connected to the TPS65950 PCM interface and Bluetooth radio. For OMAP35x SOM-LV configurations that do not have Bluetooth components populated, the McBSP3 can be used externally by setting the VOICE_IF[VIF_TRI_EN] bit to program the PCM interface on the TPS65950 for high impedance.

2.17 UARTs

When using high-speed or continuous data transmission, consider implementing hardware flow control to guarantee correct delivery of data. Transitioning in and out of low power modes or high processor utilization may cause first in, first out (FIFO) errors.

2.18 Wireless

For designs requiring the use of Bluetooth and Wi-Fi concurrently, <u>contact Logic PD</u> for assistance.

2.19 Reduce Boot Time

Customers looking to boot from NAND can reduce boot time by over one second simply by changing the boot order. The current boot order positions NAND as the last boot device. To change NAND to the first boot device, pull down SYS_BOOT5 during power up. This may be done through Logic PD's New Product Introduction (NPI) process or on the customer baseboard. This boot-time savings is in addition to what is offered by Logic PD's Zip^{™7} technology. Contact Logic PD for assistance in further reducing boot time.

3 Layout Checklist

Items listed in this section should be reviewed by the layout designers prior to releasing the Gerber design files for board production.

3.1 USB

Verify that the following USB differential pairs have an impedance match of 90 ohms:

- USB1 D+/USB1 D-
- USB2 D+/USB2 D-
- USB4 D+/USB4 D-
- USB5 D+/USB5 D-

3.2 Ethernet

Verify that the following Ethernet differential signals have an impedance match of 100 ohms:

- ETHER RX+/ETHER RX-
- ETHER_TX+/ETHER_TX-

3.3 Decoupling Caps

Decoupling caps must be placed as close as possible to the targeted component.

3.4 Silkscreen

- 1. Logic PD recommends that the silkscreen display dots for every ten J1/J2 connector edge pins (e.g., 10, 20, 30, ... 240).
- Review all silkscreen markings to make sure nothing is covered due to vias or part placement.

⁷ http://www.logicpd.com/products/software/zip/

3.5 OMAP35x SOM-LV Placement

- Verify sufficient baseboard space exists (height, width, and length) for the OMAP35x SOM-LV per the recommended baseboard footprint in the <u>OMAP35x SOM-LV Hardware</u> Specification.⁸
- 2. Verify that mounting holes on the baseboard are present per the recommended baseboard footprint in the *OMAP35x SOM-LV Hardware Specification*.

4 Software Checklist

Items listed in this section should be reviewed by the software engineer prior to releasing software for testing.

- Pull-ups/downs: Verify that software configures all signals that are not pull-ups, pull-downs, or
 present in hardware. A common oversight is to not use software to configure the pull-ups for
 nIRQx signals since they are not controlled by hardware.
- 2. Power Management: Verify the targeted BSP has the required power management support to meet your system requirements.
- 3. If using the GPI signals listed in Table 2-2, verify the VAUX4 supply is enabled at the correct voltage. Details can be found in the *OMAP35x SOM-LV Power Management Application Note*.

5 Board Bring-Up Checklist

Items listed in this section can aid in system bring-up. Check the items in the order provided below. If you experience problems with booting, proceed through Section 5.1 to troubleshoot this issue.

- 1. Know your boot sequence. The default for OMAP35x SOM-LV is USB, UART3, MMC1, NAND. See page 10 of the *OMAP35x SOM-LV Schematics* for available boot sequences.
- 2. Verify that LogicLoader boots to the losh> prompt using the Zoom OMAP35x Development Kit. If it does not, continue checking through the steps below.
 - a. Power: Verify adequate power is applied to MAIN BATTERY.
 - b. Reset In: Verify the MSTR_nRST (J1.227) signal goes high.
 - c. Reset Out: Verify the SYS_nRESWARM (J1.225) signal goes high.
 - d. Verify uP_UARTB_TX (J1.134) toggles since the internal boot ROM will attempt to boot from UART3 before SD or NAND.
 - e. GPIO: Verify that uP_GPIO_0 (J1.218) and uP_GPIO_1 (J1.216) toggle opposite of each other as this is indicates that the LogicLoader idle thread is running.
 - f. UARTA: Verify that serial output from the debug serial port shows the LogicLoader losh> prompt (the serial port must be set at: baud rate: **115200**; data: **8-bit**; parity: **none**; stop: **1-bit**; flow control: **none**).

5.1 Bootloader Does Not Boot Successfully

If the bootloader does not boot successfully and everything through Step 2d above is working correctly, the boot ROM internal to the OMAP35x processor is failing to access your bootloader due to other problems.

⁸ http://support.logicpd.com/downloads/1105/

By default, the OMAP35x SOM-LV signals the internal boot ROM to boot USB, UART, MMC1, and then NAND using the SYS_BOOT signals. This default configuration can be changed by the populating R73 (SYS_BOOT5), R45 (SYS_BOOT0), or R44 (SYS_BOOT3); or by changing the default state at reset of SYS_BOOT4 or SYS_BOOT5 on the baseboard. Changes to the SYS_BOOT sequence could also prevent the bootloader from running.

If all SYS_BOOT signals are connected as expected and the bootloader still does not boot, check for possible problems with the signals listed in the sections below.

5.1.1 SOM Does Not Boot from SD Card

- Verify that SD1_CLK is toggling. This is an indication that the internal boot ROM is trying to access the SD card.
- 2. Verify your SD card is configured correctly and check to see that it boots in your Zoom OMAP35x Development Kit. If not, see information provided in the Logic PD FAQ: Why doesn't my OMAP3-based Development Kit boot from the SD Card?9

The default boot order positions SD before NAND. In order for the processor to boot successfully, no shorts can exist for the connections associated with the signals listed in Table 5-1.

SOM-LV SD Signal	uP Signal	SOM-LV Pin
VREF_SD1/MMC	VMMC1	J2.80
SD1_CLK	MMC1_CLK	J2.94
SD1_CMD	MMC1_CMD	J2.90
SD1_DATA0	MMC1_DAT0	J2.88
SD1_DATA1	MMC1_DAT1	J2.86
SD1_DATA2	MMC1_DAT2	J2.84
SD1_DATA3	MMC1_DAT3	J2.82
CSI_D11 (uP_nIRQD)	GPIO_110	J1.113, J2.157

Table 5-1: MMC/SD Signals

5.1.2 SOM Boots from SD Card but Not NAND Flash

Table 5-2 is a complete list of signals used to access the NAND flash on the OMAP35x SOM-LV; some signals are not accessible through the SOM-LV connectors. If any of the signals in this table below have a short, the bootloader will not boot. Verify all signals are clear of shorts to successful boot your system.

NAND Signal	uP Top Ball	uP Bottom Ball	uP Signal	SOM-LV Signal	SOM-LV Pin
I/O0	M2	K1	gpmc_d0	uP_D0	J1.40
I/O1	M1	L1	gpmc_d1	uP_D1	J1.42
I/O2	N2	L2	gpmc_d2	uP_D2	J1.44
I/O3	N1	P2	gpmc_d3	uP_D3	J1.46
I/O4	R2	T1	gpmc_d4	uP_D4	J1.48
I/O5	R1	V1	gpmc_d5	uP_D5	J1.50
I/O6	T2	V2	gpmc_d6	uP_D6	J1.54
I/O7	T1	W2	gpmc_d7	uP_D7	J1.56

Table 5-2: NAND Signals

⁹http://www.logicpd.com/fags/answer/why-doesnt-my-omap3-based-development-kit-boot-from-the-sd-card/

NAND Signal	uP Top Ball	uP Bottom Ball	uP Signal	SOM-LV Signal	SOM-LV Pin
I/O8	AB3	H2	gpmc_d8	uP_D8	J1.58
I/O9	AC3	K2	gpmc_d9	uP_D9	J1.60
I/O10	AB4	P1	gpmc_d10	uP_D10	J1.62
I/O11	AC4	R1	gpmc_d11	uP_D11	J1.64
I/O12	AB6	R2	gpmc_d12	uP_D12	J1.66
I/O13	AC6	T2	gpmc_d13	uP_D13	J1.68
I/O14	AB7	W1	gpmc_d14	uP_D14	J1.70
I/O15	AC7	Y1	gpmc_d15	uP_D15	J1.74
WE#	V1	F4	gpmc_nwe	uP_nWE	J1.127, J2.40
RE#	V2	G2	gpmc_noe	uP_nOE	J1.125, J2.14
ALE	W1	F3	gpmc_nadv_ale	uP_nADV_ALE	J2.87
CE0#	Y2	G4	gpmc_ncs0	uP_nCS0	No connection
LOCK	AB9	AG15	Feed through pins	DGND	DGND
WP#	AB10	H1	gpmc_nwp	uP_nWP	J2.85
R/B#	AB12	M8	gpmc_wait0	Pulled up 1.8V	No connection
CLE	AC12	G3	gpmc_nbe0_cle	uP_nBE0	J1.137
VCC	U1	A15	Feed through pins	VIO_1V8	VIO_1V8

6 TI Schematic Checklists

Additional schematic checklist information for the OMAP35x processor and TPS65950 PMIC can be found in the <u>TPS65950 Schematic Checklist</u>¹⁰ or on Tl's <u>OMAP35x Schematic Checklist wiki page</u>. Although information provided in the TI checklist may not apply specifically to Logic PD hardware, it can be used as a reference. If there are any conflicts between the TI wiki checklist and this Logic PD design checklist, please <u>contact Logic PD</u>.

7 Summary

This application note is provided as a guide to use during development and bring-up of your platform. The ideas provided within this document may help reduce debug time and limit or eliminate future re-spins of your embedded system. Information provided in the *OMAP35x SOM-LV Hardware Specification* or any specification document for onboard components takes precedence over the information within this application note.

¹⁰ http://www.ti.com/product/tps65950

¹¹ http://processors.wiki.ti.com/index.php/OMAP35x_Schematic_Checklist