






LOGIC PRODUCT DEVELOPMENT
2004W ITX REV A
02-24-04

LAYER 4 CIRCUIT BOTTOM SIDE




NOTE:

1. MATERIAL SELECTION:
4 LAYER, EPOXY GLASS, NEMA GRADE FR-4, 0.062 +/- 0.007 THICK.
0.5 OZ. MINIMUM COPPER CLADDING WITH 50%.
2. FINISH ON ALL SOLDERABLE SURFACES TO BE:
X ENIG (ELECTROLESS NICKEL IMMERSION GOLD).
O OSP - ENTER PLUS 106A.
□ WHITE TIN.
3. SOLDER RESIST: THE USE OF SOLDER RESIST COATING SHALL BE IN ACCORDANCE WITH THE REQUIREMENTS OF IPC-SM-840. ALL SOLDERABLE SURFACES ARE TO BE FREE OF SOLDER RESIST. COLOR - BLUE. USE LIQUID PHOTOIMMABLE RESIST.
4. SILKSCREEN: USE WHITE NON-CONDUCTIVE INK. ALL COMPONENT AND TESTPOINT LANDS ARE TO BE FREE OF INK.
5. MANUFACTURER'S IDENTIFICATION: ADD TO SILKSCREEN ON TOP SIDE.
6. ELECTRICAL BARE BOARD TEST REQUIRED.
7. DRILL SIZES ARE FINISHED SIZE AFTER PLATING.
8. BOARD TO BE SCORED AT DESIGNATED LINE SCORING TO BE 90 DEG. AND A MINIMUM OF 0.015 INCHES BOARD MATERIAL IN CHANNEL.
9. BOARD TO BE IMPEDANCE CONTROLLED.
IMPEDANCE TO BE CALCULATED AT 50 OHMS +/- 10%, .008" LINE WIDTH.
10. THE PRINTED CIRCUIT BOARDS MANUFACTURED TO THIS DRAWING MUST BE ROHS COMPLIANT.
LAMINATE AND PREPREG SHALL BE POLYCLAD 370HR.
ALTERNATIVE MATERIAL MUST BE APPROVED BY LOGIC/MDC PRIOR TO USE.




4 LAYER STACK-UP

DRILL CHART				
SYM	DIAM	TOL	QTY	NOTE
△	0.010	+/- 0.003	159	PLATED
x	0.012	+/- 0.003	453	PLATED
◇	0.020	+/- 0.003	21	PLATED
■	0.028	+/- 0.003	4	NON-PLATED
○	0.035	+/- 0.003	32	PLATED
△	0.036	+/- 0.003	24	PLATED
●	0.040	+/- 0.003	402	PLATED
●	0.043	+/- 0.003	51	PLATED
×	0.043	+/- 0.003	4	NON-PLATED
+	0.045	+/- 0.003	16	PLATED
+	0.055	+/- 0.003	20	PLATED
□	0.091	+/- 0.003	16	PLATED
□	0.096	+/- 0.003	4	NON-PLATED
○	0.098	+/- 0.003	4	PLATED
△	0.120	+/- 0.003	2	PLATED
△	0.125	+/- 0.003	12	NON-PLATED
△	0.125	+/- 0.003	2	NON-PLATED
△	0.140	+/- 0.003	1	PLATED
TOTAL			1227	




LOGIC PRODUCT DEVELOPMENT
2004 ITX REV A
02-24-04
LAYER 2 PLANE END




LOGIC PRODUCT DEVELOPMENT
2000 17th REV A
02-24-06

LAYER 3 PLANE POWER




LOGIC PRODUCT DEVELOPMENT
2004-17-10
02-24-06

SOLDER MASK BOTTOM SIDE




LOGIC PRODUCT DEVELOPMENT
2004W IT
100410 REV A
02-24-04

SOLDER MASK TOP SIDE




ASIC PRODUCT DEVELOPMENT
2004 IT
100410
02-24-04

SOLDERPASTE TOP SIDE



LOGIC PRODUCT DEVELOPMENT
 20040 IT
 02-24-04 REV A

SILKSCREEN TOP SIDE



LOGIC PRODUCT DEVELOPMENT
2004N ITX REV A
02-24-98
LAYER 1 CIRCUIT TOP SIDE